Memory system having a column address counter and a page address

Details Memory system having a column address counter and a page address Memory system having a column address counter and a page address

1993-08-31

1998-03-03

Chan, Eddie P.

39542107, 39542109, 395495, G06F 1202

Patent

active

057245401

ABSTRACT:
A memory system which includes a memory array having a column address input and a page address input, addressed by a column pointer and a page pointer; a processor for accessing the memory array with employment of a data bus and an address bus in response to an access instruction; a page register unit coupled to the processor, for storing therein a page address and a first offset address, which are received from the processor via the data bus; a page address counter unit coupled to the page register unit for performing a predetermined calculation to the page address by utilizing the first offset address; a column register unit coupled to the processor, for storing therein a column address and a second offset address, which are received via the address bus from the processor; a column address counter unit coupled to the column register unit, for performing a preselected calculation to the column address with employment of the second offset address; and an address latch unit coupled to the page address counter unit and the column address counter unit, for outputting outputs derived from the page address counter unit and the column address counter unit to the column address input and the page address input of the memory array in order to access the memory array by the processor. Overhead of the process for address calculations to manage the memory system is reduced, so that a high-speed accessing operation is realized.

REFERENCES:
patent: 3618041 (1971-11-01), Horikoshi
patent: 3736574 (1973-05-01), Gersbach
patent: 4286321 (1981-08-01), Baker et al.
patent: 4334295 (1982-06-01), Nagami
patent: 4393472 (1983-07-01), Shimada et al.
patent: 4443847 (1984-04-01), Bradley et al.
patent: 4521846 (1985-06-01), Scalzi et al.
patent: 4608666 (1986-08-01), Uchida
patent: 4631701 (1986-12-01), Kappeler et al.
patent: 4691279 (1987-09-01), Danilenko et al.
patent: 4727510 (1988-02-01), Scheuneman et al.
patent: 4768144 (1988-08-01), Winter et al.
patent: 4796232 (1989-01-01), House
patent: 4797850 (1989-01-01), Amitai
patent: 4800531 (1989-01-01), Dehganpour et al.
patent: 4809156 (1989-02-01), Taber
patent: 4823324 (1989-04-01), Taylor et al.
patent: 4835734 (1989-05-01), Kodaira et al.
patent: 4847758 (1989-07-01), Olson et al.
patent: 4849937 (1989-07-01), Yoshimoto
patent: 4870622 (1989-09-01), Aria et al.
patent: 4907199 (1990-03-01), Dosaka et al.
patent: 4914575 (1990-04-01), Kihara et al.
patent: 4933835 (1990-06-01), Sachs et al.
patent: 4933910 (1990-06-01), Olson et al.
patent: 4937736 (1990-06-01), Chang et al.
patent: 4937791 (1990-06-01), Steele et al.
patent: 4984151 (1991-01-01), Dujari
patent: 4991082 (1991-02-01), Yoshizawa et al.
patent: 5193160 (1993-03-01), Tsubota
patent: 5276850 (1994-01-01), Sakane
patent: 5428759 (1995-06-01), Smith et al.
80386 Hardware Reference Manual, issued by Intel Corp., 1986, pp. 43-62.

Affiliated with

Also associated with

Rating

Memory system having a column address counter and a page address does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory system having a column address counter and a page address, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system having a column address counter and a page address will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2257917