Patent
1995-09-01
1999-04-20
Kim, Kenneth S.
395569, 395587, 39580023, G06F 938
Patent
active
058965289
ABSTRACT:
A superscaler processor capable of executing multiple instructions concurrently. The processor includes a program counter which identifies instructions for execution by multiple execution units. Further included is a register file made up of multiple register window pointer selects one of the multiple register windows. In response to the value of the current window pointer, a return prediction table provides a speculative program counter value, indicative of a return address of an instruction for a subroutine, corresponding to the selected register window. A watchpoint register stores the speculative program counter value. A fetch program counter, in response to the speculative program counter value, stores the instructions for execution after they have been identified by the program counter.
REFERENCES:
patent: 5159680 (1992-10-01), Joy et al.
patent: 5179673 (1993-01-01), Steely, Jr. et al.
patent: 5226142 (1993-07-01), Vegesna et al.
patent: 5276882 (1994-01-01), Emma et al.
patent: 5307502 (1994-04-01), Watanabe et al.
patent: 5313634 (1994-05-01), Eickemeyer
patent: 5454087 (1995-09-01), Nanta et al.
patent: 5526498 (1996-06-01), Matsuo et al.
patent: 5564031 (1996-10-01), Amerson et al.
patent: 5604877 (1997-02-01), Hoyt et al.
patent: 5655132 (1997-08-01), Watson
Katsuno Akira
Savkar Sunil W.
Shebanow Michael C.
Fujitsu Limited
Kim Kenneth S.
LandOfFree
Superscalar processor with multiple register windows and specula does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Superscalar processor with multiple register windows and specula, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Superscalar processor with multiple register windows and specula will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2254818