Methods, apparatus and computer program products for performing

Details Methods, apparatus and computer program products for performing Methods, apparatus and computer program products for performing

1996-08-30

1999-04-20

Teska, Kevin J.

Boots, shoes, and leggings

364490, 364489, 364488, G06F 1700, G06F 1750

Patent

active

058963006

ABSTRACT:
A method, apparatus and computer program product performs a bounded parasitic extraction of typically all nets in an integrated circuit as part of a series of post-layout verification operations. According to one embodiment, a resistance-only extraction and/or a capacitance-only extraction is initially performed using computationally inexpensive electrical models of the nets. The resistance and capacitance extractions may be combined with models of the active devices to generate realistic worst case and best case delay models for each of the extracted nets. The delay models may be based on the resistance-only extraction and an upper bound on the parasitic capacitance of the net determined from the capacitance-only extraction, however, other models based solely on a resistance-only extraction may also be used, although they are typically less preferred. A user-specified timing error tolerance is then used to automatically determine the appropriate level of additional extraction detail to be applied to the specific nets in the integrated circuit. This gives the user direct error control over the extraction process so that the extracted netlist meets the user-specified timing error tolerance in an efficient manner.

REFERENCES:
patent: 5095454 (1992-03-01), Huang
patent: 5281558 (1994-01-01), Bamji et al.
patent: 5349659 (1994-09-01), Do et al.
patent: 5455928 (1995-10-01), Herlitz
patent: 5461576 (1995-10-01), Tsay et al.
patent: 5469366 (1995-11-01), Yang et al.
patent: 5475605 (1995-12-01), Lin
patent: 5490095 (1996-02-01), Shimada et al.
patent: 5548524 (1996-08-01), Hernandez et al.
patent: 5550750 (1996-08-01), Wolff
patent: 5559718 (1996-09-01), Baisuck et al.
patent: 5568396 (1996-10-01), Bamji et al.
patent: 5574388 (1996-11-01), Barbier et al.
patent: 5581474 (1996-12-01), Bamji et al.
patent: 5590049 (1996-12-01), Arora
patent: 5592392 (1997-01-01), Matheson et al.
patent: 5604680 (1997-02-01), Bamji et al.
patent: 5606698 (1997-02-01), Powell
patent: 5610832 (1997-03-01), Wikle et al.
patent: 5623419 (1997-04-01), Kundert
patent: 5625564 (1997-04-01), Rogoyski
patent: 5625565 (1997-04-01), Van Dyke
patent: 5634115 (1997-05-01), Fitzpatrick et al.
patent: 5636132 (1997-06-01), Kamdar
patent: 5648910 (1997-07-01), Ito
patent: 5649166 (1997-07-01), Saldanha et al.
patent: 5689432 (1997-11-01), Blaauw et al.
patent: 5691910 (1997-11-01), Thodiyil
Mark Basel, Ph. D. "Accurate and Efficient Extraction of Interconnect Circuits for Full-Chip Timing Analysis," IEEE, pp. 118-123, Nov. 1995.
Onozawa et al "Post-Layout Optimization of Power and Timing for ECL LSIs," IEEE, pp. 167-172, Mar. 1995.
Navabi et al "Modeling Strategy for Post Layout Verification," IEEE, pp. P5-7.1-P5-7.4, 1990.
Deschacht et al "Post-Layout Timing Simulation of CMOS Circuits," IEEE, pp. 1170-1177, Aug. 1993.
Ramachandran et at "Combined Topological and Functionality-Based Delay Estimation Using a Layout-Driven Approach for High-Level Applications," IEEE, pp. 1450-1460, Dec. 1994.

Affiliated with

Also associated with

Rating

Methods, apparatus and computer program products for performing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods, apparatus and computer program products for performing , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods, apparatus and computer program products for performing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2252222