Dual-rail processors with error checking on I/O reads

Details Dual-rail processors with error checking on I/O reads Dual-rail processors with error checking on I/O reads

1987-09-04

1989-08-29

Fleming, Michael R.

Excavating

371 9, G06F 1116

Patent

active

048624659

ABSTRACT:
A dual processor data processing system having interprocessor error checking includes a first central processing unit executing a series of instructions. A second central processing unit executes the same series of instructions independently of and in synchronism with the first central processing unit. A first data bus is coupled to the first central processing unit for receiving data to be input to the first central processing unit and a second data bus is coupled to the second central processing unit for receiving data to be input to the second central processing unit. Error checking devices are coupled to the first and second data busses for checking data transmitted over the first and second data busses and for detecting errors on I/O reads prior to delivery of the data to the first and second central processing units. The error checking devices include comparison means for indicating an error when the data on the first and second data busses are unequal. Error isolation devices are responsive to an error detected from the error checking means for analyzing the cause of error while maintaining system synchronization.

REFERENCES:
patent: 3665173 (1972-05-01), Bouricius et al.
patent: 4012717 (1977-03-01), Censier
patent: 4200226 (1980-04-01), Piras
patent: 4228496 (1980-10-01), Katzman et al.
patent: 4245344 (1981-01-01), Richter
patent: 4253147 (1981-02-01), MacDougall et al.
patent: 4356546 (1982-10-01), Whiteside et al.
patent: 4453215 (1984-06-01), Reid
patent: 4486826 (1984-12-01), Wolff et al.
patent: 4541094 (1985-09-01), Stiffler
patent: 4654857 (1987-03-01), Samson
Chester, "Fault-Tolerant Computers Mature", System & Software, pp. 117-129 (Mar. 1985).
Depledge et al., "Fault-Tolerant Microcomputer Systems for Aircraft", IERE Conference Proceedings, 36, 1977, Proc. Conf. on Computer Systems & Technology Engineering, pp. 205-220 (Mar. 1977).
Beck et al., "Implementation Issues in Clock Synchronization", Mar. 15, 1986, Draft (origin unknown).
Datapro Research Corporation Feature Report (Dec. 1985), M07-100-318 to M07-100-323.
The Evolution of Fault-Tolerant Computing, Proceedings of the 1-Day Synposium on the Evolution of Fault-Tolerant Computing, Ed. by A. Avizienis, H. Kopetz, and J. Laprie (Jun. 30, 1986).
IBM System/88, The Operating System Reference, Jul. 1985.
Harrison, "S/88 Architecture and Design; S/88 Internals", Share 67 (8/12/86).
"System/88 Technical Overview" (date believed to be 2/86).
Tandem NonStop Computers, Datapro Research Corporation, Computers M11-822-101 to M11-822-119 (Oct. 1986).
Bartlett, "The Tandem Concept of Fault-Tolerance", (view 1985), M07-100-318 to M07-100-323.
Bernstein, "Sequoia: A Fault-Tolerant Tightly-Coupled Computer for Transaction Processing", Technical Report TR-85-03, pp. 1-43 (May 2, 1985).
Sequoia Technical Overview (date unknown but believed to be Mar., 1985 by virtue of annotation at the bottom of last page of this material).
Bernstein, Sequoia, Wang Institute of Graduate Studies (date unknown).
Sequoia Hardware Architecture (1984).
"How Technology is Cutting Fault-Tolerance Costs", Electronics, 55-58 (Jan. 13, 1986).
Katsuki et al., "Pluribus-An Operational Fault-Tolerant Multiprocessor", Proceedings of the IEEE, vol. 66, No. 10 (Oct. 1978).
Reynolds, "Architectures for Fault-Tolerant Spacecraft Computers", Proceedings of the IEEE, vol. 66, No. 10, pp 1255-1268 (Oct. 1978).
Inselberq, "Multiprocessor Architecture Ensures Fault-Tolerant Transaction Processing", Many MicroSystems (Apr. 1983).
Parallel 300 (1984).
Losq, "A Highly Efficient Redundancy Scheme: Self-Purging Redundancy", IEEE Transactions on Computers, vol. C-25, No. 6 (Jun. 1986).
Anita Borq, Targon/Nixdorf (date unknown.
Su et al., "A Hardware Redundancy Reconfiguration Scheme for Tolerating Multiple Module Failures", IEEE Transactions on Computers, vol. C-29, No. 3 (Mar. 1980).
Takaoka et al., "N-Fail-Safe Logical Systems", IEEE Transactions on Computers, vol. C-20, No. 5, pp. 536-542.

Affiliated with

Also associated with

Rating

Dual-rail processors with error checking on I/O reads does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual-rail processors with error checking on I/O reads, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual-rail processors with error checking on I/O reads will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2246075