Fishing – trapping – and vermin destroying
Patent
1991-09-09
1992-06-02
James, Andrew J.
Fishing, trapping, and vermin destroying
357 71, 437180, H01L 2348
Patent
active
051191709
ABSTRACT:
A method of forming thin film metal interconnects employed in integrated circuit structures comprising the step of laying out the interconnects so that the patterned interconnects have a relationship of interconnect width, L, and interconnect spatial separation, S, so that S>1 .mu.m>L. In particular, line width, L, is equal to or less than 0.8 .mu.m, spatial separation, S, is in the range of 1.0 .mu.m to 1.2 .mu.m and interconnect thickness, T.sub.A1, is about 0.5 .mu.m thereby providing effective optimization in the amount of reduction in interconnect spatial capacitance resulting in increased operation speed of the integrated circuit structure.
REFERENCES:
patent: 4424621 (1984-01-01), Abbas et al.
patent: 4513310 (1985-04-01), Ohno et al.
patent: 4543443 (1985-09-01), Moeller et al.
patent: 4612083 (1986-09-01), Yasumoto et al.
patent: 4630094 (1986-12-01), Wiley et al.
patent: 4725566 (1988-02-01), Ngu et al.
patent: 4733291 (1988-03-01), Levy et al.
patent: 4788582 (1988-11-01), Yamamoto et al.
patent: 4962410 (1990-10-01), Kriman et al.
patent: 4994868 (1991-02-01), Geissberger et al.
Carothers, Jr. W. Douglas
Dang Hung Xuan
James Andrew J.
Seiko Epson Corp.
LandOfFree
Thin film metal interconnects in integrated circuit structures t does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thin film metal interconnects in integrated circuit structures t, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thin film metal interconnects in integrated circuit structures t will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2233184