Fishing – trapping – and vermin destroying
Patent
1991-07-30
1992-06-02
Quach, T. N.
Fishing, trapping, and vermin destroying
437 29, 437 44, 437150, 437158, 437228, 437986, 148DIG126, 385 234, H01L 21336
Patent
active
051186381
ABSTRACT:
A method for manufacturing a MOS type semiconductor device includes the sequential introduction of base and source layer region impurities in a base layer of a second conductivity type, disposed in a semiconductor drain layer of a first conductivity type. The sequential introduction steps include forming an insulating layer on the surface of the semiconductor drain layer and on a gate electrode, introducing ions of the second conductivity type impurity into the base layer to form a low resistivity base layer region in the base layer while using the insulating layer as a mask, isotropically etching the insulating layer to reduce the initial thickness of the insulating layer and the width of the sidewall which overlaps the resultant low resistivity base layer region until the sidewall of the insulating layer no longer overlaps an edge of the low resistivity base layer region, and introducing ions of the first conductivity type impurity into the base layer to form a source layer while a resist mask and the insulating layer covering the gate electrode mask a portion of the base layer. As a result of the formation steps, an edge of the low resistivity base layer region can be precisely positioned near an edge of the source layer facing the channel side and thus, the parasitic transistor hardly becomes conductive because its base resistance is reduced greatly.
REFERENCES:
patent: 4430792 (1984-02-01), Temple
patent: 4466176 (1984-08-01), Temple
patent: 4503398 (1985-03-01), Vora et al.
patent: 4587713 (1986-05-01), Goodman et al.
patent: 4672047 (1987-06-01), Nakagawa et al.
patent: 4680604 (1987-07-01), Nakagawa et al.
patent: 4774198 (1988-09-01), Contiero et al.
patent: 4810665 (1989-03-01), Chang et al.
patent: 4855799 (1989-08-01), Tanabe et al.
patent: 4914047 (1990-04-01), Seki
patent: 4931408 (1990-06-01), Hshieh
patent: 5049512 (1991-09-01), Throngnumchai
Fuji Electric & Co., Ltd.
Quach T. N.
LandOfFree
Method for manufacturing MOS type semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing MOS type semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing MOS type semiconductor devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2228215