Pipelined processor with microcontrol of register translation ha

Details Pipelined processor with microcontrol of register translation ha Pipelined processor with microcontrol of register translation ha

1997-03-17

2000-06-06

Lim, Krisna

Electrical computers and digital processing systems: processing

Dynamic instruction dependency checking, monitoring or...

Commitment control or register bypass

712206, 712211, 712214, 712215, 712217, G06F 938

Patent

active

060732318

ABSTRACT:
A microprocessor comprises one or more instruction pipelines having a plurality of stages for processing a stream of instructions, with one or more of said instructions referencing a set of logical registers. A plurality of physical registers are allocated to store data associated with the logical registers by register translation circuitry. The register translation circuitry is selectively controlled by the microcode or by hardware signals generated by one or more of the stages.

REFERENCES:
patent: 4493020 (1985-01-01), Kim et al.
patent: 4736288 (1988-04-01), Shintani et al.
patent: 4829425 (1989-05-01), Bain, Jr. et al.
patent: 4853849 (1989-08-01), Bain, Jr. et al.
patent: 4916606 (1990-04-01), Yamaoka et al.
patent: 4992938 (1991-02-01), Cocke et al.
patent: 5072372 (1991-12-01), Schmidt
patent: 5165038 (1992-11-01), Beard et al.
patent: 5197132 (1993-03-01), Steely, Jr. et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226164 (1993-07-01), Nadas et al.
Sohi, "Instruction Issue Logic for High-Performance, interruptible, Multiple Functional Unit, Pipelined Computers";
IEEE Transactions on Computers, vol. 39, No. 3, Mar. 1990, pp. 349-359.
Acosta; "An Instruction Issuing Approach to Enhancing Performance In Multiple Functional Unit Processors".
IEEE Transactions on Computers, vol. c-35, No. 9, Sept. 1986, pp. 815-828.
Dwyer; "A Fast Instruction Dispatch Unit for Multiple and Out-of-Sequence Issuances"; EE-CEG-87-15, pp. 1-118 Figs: 1-9.
Val Popescu et al; "The Metaflow Architecture"; IEEE Micro, Jun. 1991; pp. 10-13 and 63-73.
Proceedings COMPCON Spring '93, "The PowerPC 601 microprocessor", Feb. 1993, San Francisco, US, pp109-116.
IBM Technical Disclosure Bulletin, "Collision Vector Table Logical Address, Physical Address, . . . ", vol. 36, No. 09B, Sep. 1993 (pp. 381-382).

Affiliated with

Also associated with

Rating

Pipelined processor with microcontrol of register translation ha does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pipelined processor with microcontrol of register translation ha, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined processor with microcontrol of register translation ha will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2224076