Write-read/write-pass memory subsystem cycle

Details Write-read/write-pass memory subsystem cycle Write-read/write-pass memory subsystem cycle

1993-08-09

1994-12-06

MacDonald, Allen R.

Boots, shoes, and leggings

395400, 364228, 3642434, 36424341, 3642283, 364DIG1, G06F 1516

Patent

active

053718747

ABSTRACT:
Methods and apparatus for reducing memory read latency for selected data requested by one central processing unit (CPU) and retrieved from another CPU through a system control unit (SCU) with special data transfer cycles. The special data transfer cycles include a first dual operation mode which confirms that the transferred data is the most current and then concurrently write the CPU transferred data into the SCU main memory while transferring it directly to the requesting CPU, and a second dual operation mode which confirms that only a portion of the transferred data is the most current and then concurrently write the portion of the transferred data that is most current in the SCU memory and read the written data for transfer to the requesting CPU.

REFERENCES:
patent: 3771137 (1973-11-01), Barner et al.
patent: 4410944 (1983-10-01), Kronies
patent: 4503498 (1985-03-01), Antonor et al.
patent: 4663742 (1987-05-01), Andersen et al.
patent: 4747043 (1988-05-01), Rodman
patent: 4783736 (1988-11-01), Ziegler et al.
patent: 4794521 (1987-12-01), Ziegler et al.
patent: 4847804 (1989-06-01), Shaffer et al.
patent: 4858111 (1989-08-01), Steps
patent: 4875161 (1989-10-01), Lahti
patent: 4905188 (1990-02-01), Chuang et al.
patent: 4920539 (1990-04-01), Albnesi
patent: 4939641 (1990-07-01), Schwartz et al.
patent: 4977498 (1990-12-01), Rastegar et al.
patent: 4995041 (1991-02-01), Hetherington et al.
patent: 5023776 (1991-06-01), Gregor
patent: 5043886 (1991-08-01), Witek et al.
patent: 5055999 (1991-10-01), Frank et al.
patent: 5097409 (1992-03-01), Schwartz et al.
patent: 5133058 (1992-07-01), Jensen
patent: 5133059 (1992-07-01), Ziegler et al.
patent: 5163142 (1992-11-01), Mageau
patent: 5185875 (1993-02-01), Chinnaswamy et al.
patent: 5255384 (1993-10-01), Sachs et al.
patent: 5276848 (1994-01-01), Gallagher et al.
J. Archibald, "Cache Coherence protocols: Evaluation using a multiprocessor simulation model", ACM Transactions on Computer Systems, vol. 4, No. 4, Nov. 1986.

Affiliated with

Also associated with

Rating

Write-read/write-pass memory subsystem cycle does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Write-read/write-pass memory subsystem cycle, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Write-read/write-pass memory subsystem cycle will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-222060