Stream buffer memory having a multiple-entry address history buf

Details Stream buffer memory having a multiple-entry address history buf Stream buffer memory having a multiple-entry address history buf

1992-04-24

1994-12-06

Dixon, Joseph L.

Boots, shoes, and leggings

395400, 364DIG1, 364251, 3642517, 3642545, G06F 1200, G06F 1300

Patent

active

053718704

ABSTRACT:
A read buffering system employs a bank of FIFOs to hold sequential read data for a number of data streams being fetched by a computer. The FIFOs are located in the memory controller, so the system bus is not used in the memory accesses needed to fill the stream buffer. The buffer system stores addresses used for read requests made by a CPU, and if a next sequential address is then detected in a subsequent read request, this is designated to be a stream (i.e., sequential reads). When a stream is thus detected, data is fetched from DRAM memory for addresses following the sequential address, and this prefetched data is stored in one of the FIFOs. A FIFO is selected using a least-recently-used algorithm. When the CPU subsequently makes a read request for data in a FIFO, this data can be returned without making a memory access, and so the access time seen by the CPU is shorter. By taking advantage of page mode, access to the DRAM memory for the prefetch operations can be transparent to the CPU, resulting in substantial performance improvement if sequential accesses are frequent. One feature is appending page mode read cycles to a normal read, in order to fill the FIFO. The data is stored in the DRAMs with ECC check bits, and error detection and correction (EDC) is performed on the read data downstream of the stream buffer, so the data in the stream buffer is protected by EDC.

REFERENCES:
patent: 4292674 (1981-09-01), Scheuneman
patent: 4621320 (1986-11-01), Holste et al.
patent: 4914575 (1990-04-01), Kihara et al.
patent: 5003471 (1991-03-01), Gibson
patent: 5127088 (1992-06-01), Takaki
patent: 5146578 (1992-09-01), Zangenehpour
patent: 5170466 (1992-12-01), Rogan et al.
patent: 5185878 (1993-02-01), Baror et al.
patent: 5261066 (1993-11-01), Jouppi et al.

Affiliated with

Also associated with

Rating

Stream buffer memory having a multiple-entry address history buf does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Stream buffer memory having a multiple-entry address history buf, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stream buffer memory having a multiple-entry address history buf will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-221953