Miscellaneous active electrical nonlinear devices – circuits – and – Specific signal discriminating without subsequent control – By phase
Patent
1998-12-18
2000-06-06
Ton, My-Trang Nu
Miscellaneous active electrical nonlinear devices, circuits, and
Specific signal discriminating without subsequent control
By phase
G01R 2500, H03D 1300
Patent
active
060723378
ABSTRACT:
A circuit comprising a pump-up circuit and a pump-down circuit. The pump-up circuit may be configured to generate a pump-up signal in response to (i) a data signal and a clock signal. The pump-down circuit may be configured to generate a pump-down signal in response to (i) the data signal, (ii) the clock signal, and (iii) a quadrature of the clock signal. The pump-down circuit and the pump-up circuit are generally independent circuits.
REFERENCES:
patent: 4535459 (1985-08-01), Hogge, Jr.
patent: 5138281 (1992-08-01), Boudewijns
patent: 5384551 (1995-01-01), Kennedy et al.
patent: 5436938 (1995-07-01), Pigeon
patent: 5754080 (1998-05-01), Chen et al.
patent: 5834950 (1998-11-01), Co et al.
patent: 5926041 (1999-07-01), Duffy et al.
patent: 5933031 (1999-08-01), Konno
patent: 5939901 (1999-08-01), Geddes
patent: 5963058 (1999-10-01), Thomas
patent: 5963059 (1999-10-01), Partovi et al.
patent: 5977801 (1999-11-01), Boerstler
Mohammad Navabi et al., U.S.S.N. 08/879,287, Phase Detector With Linear Output Response, filed Jun. 19, 1997.
Kamal Dalmia, U.S.S.N. 09/302,213, Phase Detector With Extended Linear Range, filed Apr. 29, 1999. Central File.
Kamal Dalmia, U.S.S.N. 09/283,058, Method, Architecture and Circuit for Half-Rate Clock and/or Data Recovery, filed Apr. 1, 1999. Central File.
Kamal Dalmia, U.S.S.N. 09/302,214, Clock and Data Recovery PLL Based on Parallel Architecture, filed Apr. 29, 1999. Central File.
Mohammad Navabi et al., U.S.S.N. 08/878,714, Phase Locked Loop (PLL) With Linear Paralllel Sampling Phase Detector, filed Jun. 19, 1997.
A 0.8-.mu.m CMOS 2.5 Gb/s Oversampling Receiver and Transmitter for Serial Links, By: Chih-Kong Ken Yang and Mark A. Horowitz, IEEE Journal of Solid-State Circuits, vol. 31, No. 12, Dec. 1996, pp. 2015-2023.
FP 15.3: A 1.25Gb/s, 460mW CMOS Transceiver for Serial Data Communications, By: Dao-Long Chen, Michael O. Baker, 1997 IEEE International Solid-State Circuits Conference, pp. 242-243.
FP 15.1: A 1.0625Gbps Transceiver with 2x-Oversampling and Transmit Signal Pre-Emphasis, By: Alan Fiedler, Ross Mactaggart, James Welch, Shoba Krishnan, 1997 IEEE International Solid-State Circuits Conference, pp. 238-239.
Dalmia Kamal
Navabi Mohammad J.
Williams Bertrand J.
Cypress Semiconductor Corp.
Maiorana P.C. Christopher P.
Nu Ton My-Trang
LandOfFree
Phase detector does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Phase detector, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase detector will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2216468