Multiple frequency memory array clocking scheme for reading and

Details Multiple frequency memory array clocking scheme for reading and Multiple frequency memory array clocking scheme for reading and

1996-03-29

1998-06-09

Butler, Dennis M.

395558, 395559, G06F 104

Patent

active

057649677

ABSTRACT:
The present invention provides a clocking circuit for receiving a particular sized data word from a common input at a fixed frequency, writing the word to a number of individual memory cells in a storage device, reading another particular sized data word from the individual memory cells at a second particular frequency and presenting the data words to a common output at the second frequency. The storage device can be implemented as a memory array but is not limited to a memory array. The size of the words written to the storage device can be larger, smaller or the same as the size of the word read from the storage device. The present invention uses a multi-bit write counter to distribute a write timing signal at a particular frequency to a number of decoder and multiplexer blocks and a multi-bit read counter to distribute a read timing signal at a second particular frequency to a number of sense amplifier blocks.

REFERENCES:
patent: 4467443 (1984-08-01), Shima
patent: 4802122 (1989-01-01), Auvinen et al.
patent: 4839866 (1989-06-01), Ward et al.
patent: 4864543 (1989-09-01), Ward et al.
patent: 4875196 (1989-10-01), Spaderna et al.
patent: 4876670 (1989-10-01), Nakabayashi et al.
patent: 4891788 (1990-01-01), Kreifels
patent: 4985867 (1991-01-01), Ishii et al.
patent: 5084837 (1992-01-01), Matsumato et al.
patent: 5088061 (1992-02-01), Golnabi et al.
patent: 5220529 (1993-06-01), Kohiyama et al.
patent: 5222047 (1993-06-01), Matsuda et al.
patent: 5228002 (1993-07-01), Huang
patent: 5262996 (1993-11-01), Shiue
patent: 5265063 (1993-11-01), Kogure
patent: 5305253 (1994-04-01), Ward
patent: 5311475 (1994-05-01), Huang
patent: 5317756 (1994-05-01), Komatsu et al.
patent: 5345419 (1994-09-01), Fenstermaker et al.
patent: 5367486 (1994-11-01), Mori et al.
patent: 5375092 (1994-12-01), Taniguchi et al.
patent: 5404332 (1995-04-01), Sato et al.
patent: 5406273 (1995-04-01), Nishida et al.
patent: 5406554 (1995-04-01), Parry
patent: 5412611 (1995-05-01), Hattori et al.
patent: 5426612 (1995-06-01), Ichige et al.
patent: 5467319 (1995-11-01), Nusinov et al.
patent: 5471632 (1995-11-01), Gavin et al.
patent: 5490257 (1996-02-01), Hoberman et al.
patent: 5506809 (1996-04-01), Csoppenszky et al.
patent: 5506815 (1996-04-01), Hsieh et al.
patent: 5513318 (1996-04-01), van de Goor et al.
patent: 5521876 (1996-05-01), Hattori et al.
patent: 5528553 (1996-06-01), Saxena
patent: 5546347 (1996-08-01), Ko et al.
U.S. Serial No. 08/567,893--Filed Dec. 6, 1995--Attorney Docket No. 64,663-013 For: State Machine Design For Generating Empty and Full Flags In an Asynchronous FIFO.
U.S. Serial No. N/A--Filed Mar. 25, 1996--Attorney Docket No. 64,663-037 For: A Clocking Scheme For Independently Reading and Writing Multiple Width Words From a Memory Array.

Affiliated with

Also associated with

Rating

Multiple frequency memory array clocking scheme for reading and does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple frequency memory array clocking scheme for reading and , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple frequency memory array clocking scheme for reading and will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2213400