Boots – shoes – and leggings
Patent
1997-04-08
1998-06-09
Swann, Tod R.
Boots, shoes, and leggings
364DIG1, 364DIG2, 3642434, 36424341, 395375, 395445, 395452, 395471, 395800, G06F 1200, G06F 1300
Patent
active
057649464
ABSTRACT:
A superscalar microprocessor is provided employing a way prediction unit which predicts the next fetch address as well as the way of the instruction cache that the current fetch address hits in while the instructions associated with the current fetch are being read from the instruction cache. The microprocessor may achieve high frequency operation while using an associative instruction cache. An instruction fetch can be made every clock cycle using the predicted fetch address from the way prediction unit until an incorrect next fetch address or an incorrect way is predicted. The instructions from the predicted way are provided to the instruction processing pipelines of the superscalar microprocessor each clock cycle.
REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4764861 (1988-08-01), Shibuya
patent: 4807115 (1989-02-01), Torng
patent: 4853840 (1989-08-01), Shibuya
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 4984154 (1991-01-01), Hanatani et al.
patent: 5053631 (1991-10-01), Perlman et al.
patent: 5058048 (1991-10-01), Gupta et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5142634 (1992-08-01), Fite et al.
patent: 5185868 (1993-02-01), Tran
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5230068 (1993-07-01), Van Dyke et al.
patent: 5235697 (1993-08-01), Steely, Jr. et al.
patent: 5251306 (1993-10-01), Tran
patent: 5327547 (1994-07-01), Stiles et al.
patent: 5345569 (1994-09-01), Tran
patent: 5454117 (1995-09-01), Puziol et al.
patent: 5485587 (1996-01-01), Matsuo et al.
Intel, "Chapter 2: Microprocessor Architecture Overview," p. 2-1 thorugh 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?" PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," Byte, Jan. 1996, 4 pages.
Pickett James K.
Tran Thang M.
Advanced Micro Devices
Kivlin B. Noel
Swann Tod R.
Thai Tuan V.
LandOfFree
Superscalar microprocessor employing a way prediction unit to pr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Superscalar microprocessor employing a way prediction unit to pr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Superscalar microprocessor employing a way prediction unit to pr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2213151