Unified write buffer having information identifying whether the

Details Unified write buffer having information identifying whether the Unified write buffer having information identifying whether the

1995-12-14

1997-03-25

Lee, Thomas C.

Boots, shoes, and leggings

395250, 395410, 395467, 364704, 364736, 364748, G06F 1300, G06F 1200

Patent

active

056154020

ABSTRACT:
A superscalar superpipelined microprocessor having a write buffer located between the core and cache is disclosed. The write buffer is controlled to store the results of write operations to memory until such time as the cache becomes available, such as when no high-priority reads are to be performed. The write buffer includes multiple entries that are split into two circular buffer sections for facilitating the interaction with the two pipelines of the core; cross-dependency tables are provided for each write buffer entry to ensure that the data is written from the write buffer to memory in program order, considering the possibility of prior data present in the opposite section. Non-cacheable reads from memory are also ordered in program order with the writing of data from the write buffer. Features for handling speculative execution, detecting and handling data dependencies and exceptions, and performing special write functions (misaligned writes and gathered writes) are also disclosed.

REFERENCES:
patent: 3916388 (1975-10-01), Shimp et al.
patent: 4131940 (1978-12-01), Moyer
patent: 4251864 (1981-02-01), Kindell et al.
patent: 4408275 (1983-10-01), Kubo et al.
patent: 4456955 (1984-06-01), Yanagita et al.
patent: 4580214 (1986-04-01), Kubo et al.
patent: 4594679 (1986-06-01), George et al.
patent: 4814976 (1989-03-01), Hansen et al.
patent: 4959771 (1990-09-01), Ardini, Jr. et al.
patent: 4961162 (1990-10-01), Nguyenphu et al.
patent: 4985825 (1991-01-01), Webb, Jr. et al.
patent: 4992938 (1991-02-01), Cocke et al.
patent: 4992977 (1991-02-01), Matoba et al.
patent: 5023776 (1991-06-01), Gregor
patent: 5073855 (1991-12-01), Staplin et al.
patent: 5075840 (1991-12-01), Grohoski et al.
patent: 5109495 (1992-04-01), Fite et al.
patent: 5123097 (1992-06-01), Joyce et al.
patent: 5125083 (1992-06-01), Fite et al.
patent: 5125092 (1992-06-01), Prener
patent: 5142631 (1992-08-01), Murray et al.
patent: 5168561 (1992-12-01), Vo
patent: 5168571 (1992-12-01), Hoover et al.
patent: 5202972 (1993-04-01), Gusefski et al.
patent: 5222223 (1993-06-01), Webb et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226169 (1993-07-01), Gregor
patent: 5285323 (1994-02-01), Hetherington et al.
patent: 5291586 (1994-03-01), Jen et al.
patent: 5313613 (1994-05-01), Gregor
Electronic Design, "Processor, Chip Set Take Computing to New Heights," vol. 41, No. 7, Apr. 1, 1993, Hasbrouck Heights, New Jersey, US, pp. 92-100.
Computer Architecture News, "A VLSI superscalar processor architecture for numerical applications", vol. 19, No. 3, May 1991, New York, US, pp. 160-168.

Affiliated with

Also associated with

Rating

Unified write buffer having information identifying whether the does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Unified write buffer having information identifying whether the , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Unified write buffer having information identifying whether the will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2212648