Method and apparatus for zero extension and bit shifting to pres

Details Method and apparatus for zero extension and bit shifting to pres Method and apparatus for zero extension and bit shifting to pres

1995-11-29

1997-03-25

Donaghue, Larry D.

Boots, shoes, and leggings

395394, 364DIG1, 3642551, 3642557, 364259, G06F 700

Patent

active

056153856

ABSTRACT:
Register identification preservation in a microprocessor implementing register renaming. Multiplexing and control circuitry are implemented for manipulating data sources to be supplied to a microprocessor's functional units. The circuitry will generate zero extending for source data to an execution unit where a data source register specified is shorter than a general register size utilized by the microprocessor. Similarly, the multiplexing and control circuitry will shift bits of data from one location to another upon a source input to a functional unit in accordance with control signals designating such activity.

REFERENCES:
patent: 4959779 (1990-09-01), Weber et al.
patent: 5185872 (1993-02-01), Arnold et al.
patent: 5265213 (1993-11-01), Weiser et al.
patent: 5345569 (1994-09-01), Tran
patent: 5371684 (1994-12-01), Iadonato et al.
patent: 5420992 (1995-05-01), Killian et al.
patent: 5442577 (1995-08-01), Cohen
patent: 5467476 (1995-11-01), Kawasaki
patent: 5471633 (1995-11-01), Colwell et al.
patent: 5497493 (1996-03-01), Colwell et al.
Johnson, Mike, "ResultForwarding", Superscalar Microprocessor Design; Prentice-Hall, pp. 122-125 (1991).
Popescu, et al., "The Metaflow Architecture", IEEE Micro, pp. 10-13, 63-73 (Jun. 1991).
Patt et al., "HPS, A New Microarchitecture: Rationale and Introduction," pp. 103-108 (1985).
Patt et al., "Critical Issues Regarding HPS, A High Performance Microarchitecture," pp. 109-116 (1985).
Patt et al., "Experiments with HPS, A Restricted Data Flow Microarchitecture for High Performance Computers" pp. 254-258 (1986).
Johnson, Mike, Superscalar Microprocessor Design, pp. 127-146, (1991).
Intel, "i750, i860, i960 Processors and Related Products", pp. 2-1-2-47 and pp. 3-234-3-245 (1993).
McGeady, "The i960CA Superscalar Implementation of 80960 Architecture," IEEE, pp. 232-240 (1990).
Hinton, "80960--Next Generation," IEEE, pp. 13-17 (1989).
Diefendorff et al., "Organization of Motorola 88110 Superscalar RISC Microprocessor," IEEE Micro, pp. 40-63 (1992).
Acosta et al., "An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processor," IEEE pp. 815-818 (1986).

Affiliated with

Also associated with

Rating

Method and apparatus for zero extension and bit shifting to pres does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for zero extension and bit shifting to pres, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for zero extension and bit shifting to pres will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2212391