Method of manufacturing an isolation region in a semiconductor d

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438436, 438438, 438692, 438698, H01L 2176

Patent

active

061142190

ABSTRACT:
A method for the manufacture of a semiconductor device with trench isolation regions includes forming at least one trench in a substrate to define one or more isolation regions. At least a portion of the trench is filled with a flowable oxide-generating material which is then formed into an oxide layer. An optional dielectric layer can be deposited over the oxide layer. A portion of the oxide layer and/or the optional dielectric layer is removed to generate a substantially planer surface.

REFERENCES:
patent: 4544576 (1985-10-01), Chu et al.
patent: 5145723 (1992-09-01), Ballance et al.
patent: 5244827 (1993-09-01), Dixit et al.
patent: 5435888 (1995-07-01), Kalntsky et al.
patent: 5506177 (1996-04-01), Kishimoto et al.
patent: 5518950 (1996-05-01), Ibok et al.
patent: 5530293 (1996-06-01), Cohen et al.
patent: 5629242 (1997-05-01), Nagashima et al.
patent: 5663107 (1997-09-01), Peschke et al.
patent: 5795810 (1998-08-01), Houston
"Application Notes for Dow Corning.RTM. Flowable Oxide", Dow Corning Corporation, pp. 1-4 (1994).
"Product Information Dow Corning.RTM. Flowable Oxide", Dow Corning Corporation, pp. 1-4 (1994).
S. Wolf, "Isolation Technologies for Integrated Circuits", Silicon Processing for the VLSI Era-Volume II, pp. 12-66 (1990).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of manufacturing an isolation region in a semiconductor d does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of manufacturing an isolation region in a semiconductor d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing an isolation region in a semiconductor d will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2211659

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.