Programmable logic device with multiple shared logic arrays

Details Programmable logic device with multiple shared logic arrays Programmable logic device with multiple shared logic arrays

1991-09-23

1993-02-23

Westin, Edward P.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

H03K 19177

Patent

active

051893207

ABSTRACT:
A programmable logic device having multiple first logic arrays, such as AND arrays, each with a different set of inputs and all simultaneously operating, in which the outputs from two or more first logic arrays are shared in a single speed logic gate or array, such as an OR gate or array. In one embodiment, there are N first logic arrays and M second logic arrays connected such that each second logic array receives intermediate terms from every first logic array and intermediate terms from each first logic array are shared by plural second logic arrays. In a second embodiment, there are N first logic arrays and a plurality of second logic gates connected so that at least some of the second logic gates receive intermediate terms from two adjacent first logic arrays.

REFERENCES:
patent: 3975623 (1976-08-01), Weinberger
patent: 3987287 (1976-10-01), Cox et al.
patent: 4032894 (1977-06-01), Williams
patent: 4195352 (1980-03-01), Tu et al.
patent: 4233667 (1980-11-01), Devine et al.
patent: 4433331 (1984-02-01), Kollaritsch
patent: 4554640 (1985-11-01), Wong et al.
patent: 4564773 (1986-01-01), Tanizawa et al.
patent: 4642487 (1987-02-01), Carter
patent: 4644191 (1987-02-01), Fisher et al.
patent: 4742252 (1988-05-01), Agrawal
patent: 4745307 (1988-05-01), Kitamura et al.
patent: 4758746 (1988-07-01), Birkner et al.
patent: 4831285 (1989-05-01), Gaiser
patent: 4847612 (1989-07-01), Kaplinsky
patent: 4886987 (1989-12-01), Usami
patent: 4893033 (1990-01-01), Itano et al.
patent: 4906870 (1990-03-01), Gongwer
patent: 4912342 (1990-03-01), Wong et al.
patent: 4942319 (1990-07-01), Pickett et al.
patent: 4963768 (1990-10-01), Agrawal et al.
patent: 5012135 (1991-04-01), Kaplinsky
patent: 5079451 (1992-01-01), Gudger et al.
patent: 5121006 (1992-06-01), Pedersen
Wakerly, John F., "Digital Design Principles and Practice", .COPYRGT.1989 by John F. Wakerly; pp. 136-139, 266.
"Programmable Logic Devices: Intel's PLD Packs Both Speed and Complexity," Electronics, Sep. 17, 1987, pp. 65-66.

Affiliated with

Also associated with

Rating

Programmable logic device with multiple shared logic arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic device with multiple shared logic arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device with multiple shared logic arrays will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2207861