Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1991-05-31
1994-04-19
Sikes, William L.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307263, 307279, 307291, 36518905, 365205, G11C 700, H03F 345
Patent
active
053048741
ABSTRACT:
A differential latching inverter uses a pair of cross-coupled inverters having a skewed voltage transfer function to rapidly sense a differential signal on a pair of bit lines in a random access memory and provide high speed sensing during a read operation. The differential latching inverter may also include a pair of symmetrical transfer function output inverters and additional pull-up circuits to enhance high speed operation. The differential latching inverter may be used in a memory architecture having primary bit lines and signal bit lines, with a differential latching inverter being connected to each pair of signal bit lines. The primary bit lines and signal bit lines are coupled to one another during read and write operations and decoupled from one another otherwise. The read and write operations may be internally timed without the need for external clock pulses in response to a high speed address change detection system, and internal timing signals generated by delay ring segment buffers. A high speed, low power random access memory may thereby be provided.
REFERENCES:
patent: 4354257 (1982-10-01), Varshney et al.
patent: 4601017 (1986-07-01), Mochizucki et al.
patent: 4616148 (1986-10-01), Ochii et al.
patent: 4816706 (1989-03-01), Dhong et al.
patent: 4825110 (1989-04-01), Yamaguchi et al.
patent: 4831287 (1989-05-01), Golab
patent: 4843264 (1989-06-01), Galbraith
patent: 4845381 (1989-07-01), Cuevas
patent: 4845675 (1989-07-01), Krenik et al.
patent: 4871978 (1989-10-01), Galbraith
patent: 4947376 (1990-08-01), Arimoto et al.
patent: 5111078 (1992-05-01), Miyamoto
patent: 5192878 (1993-03-01), Miyamoto et al.
IBM Tech. Discl. Bultn., Bishop et al., "High-Sensitivity, High Speed FET Sense Latch", Sep. 1975, pp. 1021-1022.
Ochii et al., "High Density SRAMs", 1985, pp. 64-65.
Current-Mode Techniques for High-Speed VLSI Circuits with Application to Current Sense Amplifier for CMOS SRAMs, E. Seevinck et al., IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, pp. 525-535.
Cunningham Terry D.
Sikes William L.
Thunderbird Technologies, Inc.
LandOfFree
Differential latching inverter and random access memory using sa does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Differential latching inverter and random access memory using sa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Differential latching inverter and random access memory using sa will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-22073