Boots – shoes – and leggings
Patent
1995-07-10
1996-08-06
Coleman, Eric
Boots, shoes, and leggings
36424341, 36424345, 36424344, 364DIG1, G06F 1208
Patent
active
055443427
ABSTRACT:
A method and system are provided for prefetching information in a processing system. A first memory has multiple first locations. At least one of the first locations stores information including an address of a different first location, the different first location having been referenced in the first memory after a previous reference to the one first location. A second memory has at least one second location storing information from the one first location, including the address. Information is prefetched to the second memory from the address of the first memory, in response to a reference to the second location.
REFERENCES:
patent: 4714994 (1987-12-01), Oklobdzija
patent: 4791557 (1988-12-01), Angel
patent: 4847753 (1989-07-01), Matsuo
patent: 4943908 (1990-07-01), Emma et al.
patent: 4980823 (1990-12-01), Liu
patent: 5355478 (1994-10-01), Brady
patent: 5369753 (1994-11-01), Tipley
patent: 5390318 (1995-02-01), Ramakrishnan
Computer System Laboratory, Stanford University, Stanford, CA 94305, "STRIP: A Self-Timed RISC Processor", Technical Report No. CSL-TR-92-543, Jul. 1992, Mark Edward Dean.
Computer Systems Laboratory, Stanford University, Stanford, CA 94305, "STRIP: A Self-Timed RISC Processor", Oct. 1992, Mark Edward Dean.
Certificate of Copyright Registration dated May 20, 1993.
IBM Technical Disclosure Bulletin, vol. 27, No. 5, Oct. 1984, pp. 3001-3002, "History Overflow Mechanism".
IBM Technical Disclosure Bulletin, vol. 33, No. 7, Dec. 1990, pp. 460-461, "Confirmed Prefetching Using a Modified Decode History Table".
IBM Technical Disclosure Bulletin, vol. 29, No. 10, Mar. 1987, pp. 4524-4526, "Mechanism for Recording Prefetching History in BHT".
IBM Technical Disclosure Bulletin, vol. 28, No. 8, Jan. 1986, pp. 3510-3511, "Prefetching Using a Pageable Branch History Table".
IBM Technical Disclosure Bulletin, vol. 28, No. 4, Sep. 1985, p. 1737, "Using a Small Cache to Hedge for a BHT".
IBM Technical Disclosure Bulletin, vol. 25, No. 4, Sep. 1982, pp. 2128-2129, "Target Prefetch Table".
Research Disclosure, Mar. 1990, No. 311, "Prefetching TM Targets to Resolve Branches Early".
Coleman Eric
Davis, Jr. Michael A.
International Business Machines - Corporation
LandOfFree
System and method for prefetching information in a processing sy does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for prefetching information in a processing sy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for prefetching information in a processing sy will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2199744