Fishing – trapping – and vermin destroying
Patent
1991-10-07
1993-11-16
Thomas, Tom
Fishing, trapping, and vermin destroying
437 48, H01L 2170
Patent
active
052623424
ABSTRACT:
A semiconductor memory device having error checking/correcting functions includes a circuit (10) for generating a code for error checking/correcting based on information externally supplied and linking the information and the code to be transmitted to a memory cell array (1), and another circuit (11) for error checking and correcting read-out information from the information and the code which are read-out from the memory cell array so as to output correct read-out information. The code word generating circuit (10) and the error checking/correcting circuit (11) are formed of a masked ROM integrated on the same semiconductor chip (100) as that of the memory cell array (1) in the memory device.
REFERENCES:
patent: 4168486 (1979-09-01), Legory
patent: 4335459 (1982-06-01), Miller
patent: 4355391 (1982-11-01), Alsop, IV
patent: 4358889 (1982-11-01), Dickman et al.
patent: 4506362 (1985-03-01), Morley
patent: 4517732 (1985-05-01), Oshikawa
patent: 4617664 (1986-10-01), Aichelmann, Jr. et al.
patent: 4651406 (1987-03-01), Shimiza et al.
patent: 4715036 (1987-12-01), Oakes
patent: 4822750 (1989-04-01), Perlegos et al.
patent: 4833096 (1989-05-01), Huang et al.
patent: 4862462 (1989-08-01), Zulian
patent: 4903268 (1990-02-01), Hidaka et al.
patent: 4945068 (1990-07-01), Sugaya
patent: 4958352 (1990-09-01), Noguchi et al.
Hilburn et al, "Microcomputers/Microprocessors: Hardware, Software, & Applications," Prentice-Hall, Inc., 1976, pp. 79-86.
Tocci, "Digital Systems Principles and Applications," Prentice-Hall, Inc., 1980, pp. 405-406, 417-418.
Marino, "Principles of Computer Design," Computer Science Press, 1986, pp. 294-305.
Williams, "Digital Technology Principles and Practices," Science Research Associates, Inc., 1977, pp. 355-357.
Herrick, "A PROM-based decoder detects and corrects errors," EDN, pp. 169-172, Jun. 20, 1980.
IBM Technical Disclosure Bulletin, vol. 27, No. 5, "Dynamic Random-Access Memories with On-Chip Error Checking and Correction", Oct. 1984.
D. Cioaca et al "A Million-Cycle CMOS 256K EEPROM", IEEE Journal of Solid-State Circuits, vol. SC-22, No. 5 (Oct. 1987) pp. 684-691.
Kobayashi Shin-ichi
Noguchi Kenji
Toyama Tsuyoshi
Mitsubishi Denki & Kabushiki Kaisha
Thomas Tom
LandOfFree
Method of making a semiconductor memory device having error chec does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making a semiconductor memory device having error chec, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a semiconductor memory device having error chec will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-21998