Parallel data processing system which efficiently performs matri

Details Parallel data processing system which efficiently performs matri Parallel data processing system which efficiently performs matri

1995-04-11

1996-08-06

Lim, Krisna

Boots, shoes, and leggings

395309, 364229, 3642407, G06F 300

Patent

active

055443362

ABSTRACT:
A parallel data processing system processes data by synchronously operating a plurality of data processing units (processor elements). It aims at reducing the overhead caused by the data transmission in a system, performing a matrix operation and a neurocomputer operation by making the best of its parallel processing method, and at using excess units for another operation when the number of units required for an operation is smaller than the number of the existing units. The parallel data processing system comprises a plurality of data processing units; a plurality of trays which store and transmit data, each connected to a data processing unit; a tray connection switching unit for changing the connection state of the data transmission path between trays, dividing data processing units into a plurality of groups, and performing an independent operation on each group; and a clock generator for synchronously operating a data transmission between trays and a data process in a data processing unit. Thus, the data are transmitted while the data are processed, so the data transmission time can be actually counted as zero.

REFERENCES:
patent: 4816993 (1989-05-01), Takahashi et al.
patent: 5014235 (1991-05-01), Morton
patent: 5129092 (1992-07-01), Wilson
patent: 5138704 (1992-08-01), Takahashi et al.
patent: 5170484 (1992-12-01), Grondalski
patent: 5187801 (1993-02-01), Zenios et al.
S. Y. Kung et al; "Parallel Architectures for Artificial Neural Nets" Princeton University Dept of EE; INNS 1988. pp. II-165 to II-172.
Kung; "Parallel Architectures for Artificial Neural Nets"; Princeton University of EE; IEEE 1988; pp. 163-174.
IEEE Transactions on Acoustics, Speech and Signal Processing, vol. 37, No. 12, Dec. 1989, New York U.S., pp. 1967-1979, Hwang J.-N. et al., `A Systolic Neural Network Architecture for Hidden Markov Models`.
International Conference on Wafer Scale Integration, 23 Jan. 1990, San Francisco, USA, pp. 220-228, Ramaswamy R. et al., `A Methodology for Wafer Scale Integration of Linear Pipelined Arrays`.
Proc. 24th. Asilomar Conf. on Signals, Systems, and Computers, IEEE, vol. 2, 5 Nov. 1990, California, USA, pp. 897-901, Dowling E. M. et al., `A Hybrid VLSI System Architecture for Scientific, matrix, Image, and DSP Computations`.
Journal of VLSI Signal Processing, vol. 1, No. 3, Nov. 1989, Dordrecht NL, pp. 221-251, Hwang J.N., `Parallel Algorithms/Architectures for Neural Networks`.

Affiliated with

Also associated with

Rating

Parallel data processing system which efficiently performs matri does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel data processing system which efficiently performs matri, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel data processing system which efficiently performs matri will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2199619