Boots – shoes – and leggings
Patent
1994-03-09
1996-08-06
Trans, Vincent N.
Boots, shoes, and leggings
364490, G06F 1750
Patent
active
055440681
ABSTRACT:
A control device and a storage device are provided. The storage device has a clock signal file for determining a delay reference value for a path, and a logic information file for holding description of elements in the path. The control device refers to the clock signal file and the logic information file to determine an combination of the emitter-follower current and the value of the current-switch current of a certain element in the path.
REFERENCES:
patent: 4698760 (1987-10-01), Lembach et al.
patent: 5038294 (1991-08-01), Arakawa et al.
patent: 5095454 (1992-03-01), Huang
patent: 5133069 (1992-07-01), Asato et al.
patent: 5197015 (1993-03-01), Hartoog et al.
patent: 5235521 (1993-08-01), Johnson et al.
patent: 5274568 (1993-12-01), Blinne et al.
patent: 5359535 (1994-10-01), Djaja et al.
"Switch-Level Delay Models for Digital MOS VLSI" by J. K. Ousterhout, IEEE 21st Design Automation Conference, 1984, pp. 542-548.
"Analytical Power/Timing Optimization Technique for Digital System" by A. E. Ruehli et al. IEEE 14th Design Automation Conference, 1977, pp. 142-146.
"Optimization of Digital MOS VLSI Circuits" by M. D. Matson, IEEE--Chapel Hill Conference 1985, pp. 109-126.
Hiyama Tooru
Ishii Tatsuki
Sasaki Tetsuo
Takimoto Misao
Hitachi , Ltd.
Trans Vincent N.
LandOfFree
System and method for optimizing delays in semiconductor circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for optimizing delays in semiconductor circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for optimizing delays in semiconductor circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2196668