Boots – shoes – and leggings
Patent
1993-02-22
1996-06-25
Black, Thomas G.
Boots, shoes, and leggings
395800, 3642287, 3642289, 3642291, 364230, 3642305, 3642319, 3642478, 3642602, 3642627, 3642628, 3642629, 3649314, 36493141, 36493142, 364DIG1, 364DIG2, G06F 928, G06F 1338
Patent
active
055308171
ABSTRACT:
Disclosed is a very large instruction word (VLIW) type parallel processing computer architecture. The VLIW is divided into operation field groups which are made up of operands. Each operand in a VLIW is executed by a different processor. The computer contains independent register files for each of the respective operation field groups in a single instruction word. Data transfer between the registers is executed via signal lines which connect registers that are designated as operands in each operation field group to each other. The data transfer between register files is directed by a command which is included as an operand for one of the processors. This command eliminates the need for a destination field in each operand simplifying the VLIW.
REFERENCES:
patent: 4837730 (1989-06-01), Cook et al.
patent: 4980819 (1990-12-01), Cushing et al.
patent: 5274790 (1993-12-01), Suzuki
patent: 5301340 (1994-04-01), Cook
patent: 5307506 (1994-04-01), Colwell et al.
patent: 5347639 (1994-09-01), Rechtschaffen et al.
patent: 5442760 (1995-08-01), Rustad
patent: 5450556 (1995-09-01), Slavrnburg et al.
Norman Jouppi, et al., "Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines", Proceedings of third International Conference on Architectural support for Programming Languages and Operating Systems, 1989.
Andrew Wolfe, et al., "A Variable Instruction Stream Extension to the VLIW Architecture", Proceedings of fourth International Conference on Architectural Support for Programming Language and Operating Systems, 1991.
J. Dehnert, et al., "Overlapped Loop support in the Cydra 5", Proceedings of third International Conference on Architectural Support for Programming Languages and Operating Systems, 1989.
Colwell et al, "A VLIW Architecture for a Trace Scheduling Compiler," IEEE, Aug. 1988, pp. 967-979.
Findlay et al, "HARP: A VLIW RISC Processor," IEEE, 1991, pp. 368-372.
Montgomery, "Very Long Words at Very Fast Speeds," Digital Review, vol. 7, No. 2, p. 27(3), Jan. 1990.
Black Thomas G.
Choules Jack M.
Kabushiki Kaisha Toshiba
LandOfFree
Very large instruction word type computer for performing a data does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Very large instruction word type computer for performing a data , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Very large instruction word type computer for performing a data will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2196588