Boots – shoes – and leggings
Patent
1982-06-28
1984-11-20
Zache, Raulfe B.
Boots, shoes, and leggings
G06T 920
Patent
active
044842716
ABSTRACT:
A hardware interrupt apparatus for assigning the microprogrammed control system to the highest priority hardware interrupt requesting service. In a microprogrammed control system having at least one hardware interrupt, the presence of a hardware interrupt request will cause the interruption of the currently executing microprogram at the end of the current microinstruction. The address of the next microinstruction in the interrupted microprogram is saved in a hardware interrupt return address register and the next microinstruction address is generated as a function of the particular hardware interrupt to be serviced. A microprogram dedicated to servicing the particular hardware interrupt is then entered at the hardware interrupt generated next microinstruction address. Logic is provided within each microinstruction to inhibit hardware interrupts. Logic is provided within each microinstruction to indicate that the address of the next microinstruction should be taken from the hardware interrupt return address register, thereby allowing for the resumption of the interrupted microprogram. The hardware interrupt apparatus is further organized such that the entry to a second hardware interrupt service microprogram can be made upon the completion of a first hardware interrupt service microprogram without having to return to the original microprogram interrupted by the first hardware interrupt. Upon completion of the second hardware interrupt microprogram service routine, return can be made to the original microprogram interrupted by the first hardware interrupt.
REFERENCES:
patent: 3286236 (1966-11-01), Logan
patent: 3789365 (1974-01-01), Jen
patent: 3866181 (1975-02-01), Gayman
patent: 3984820 (1976-10-01), Stanley
patent: 4003033 (1977-01-01), O'Keefe
patent: 4020471 (1977-04-01), Woods
patent: 4034349 (1977-07-01), Monaco
patent: 4042972 (1977-08-01), Gauner
patent: 4050058 (1977-09-01), Garlic
patent: 4090236 (1978-05-01), Bennett
patent: 4179737 (1979-12-01), Kim
D. Burton, Handle Mcomputer I/O Efficiently, 6/21/1978, Electronic Design, pp. 70-76.
R. Jaswa, Designing Interrupt Structure for Multiprocessor Sys., Computer Design, Sep. 1978, pp. 101-110.
M. Shima, Improved Mprocessor Interrupt, Electronic Design, Apr. 1978, pp. 96-100.
J. Vittera, Handling Multilevel Subroutine & Interrupt in Mcomputer, Computer Design, Jan. 1978, pp. 109-115.
Bradley John J.
Miu Ming T.
Shen Jian-Kuo
Eng David Y.
Honeywell Information Systems Inc.
Linnell William A.
Prasinos Nicholas
Zache Raulfe B.
LandOfFree
Microprogrammed system having hardware interrupt apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprogrammed system having hardware interrupt apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprogrammed system having hardware interrupt apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2192937