Processor having general registers with subdivisions addressable

Details Processor having general registers with subdivisions addressable Processor having general registers with subdivisions addressable

1993-04-07

1995-08-15

Lim, Krisna

Boots, shoes, and leggings

395375, 364DIG1, 3642526, 3642542, 3642558, 3642549, G06F 1204, G06F 934

Patent

active

054427690

ABSTRACT:
A processor specially adapted for use as a coprocessor. The processor is implemented as a microprocessor. The adaptations include the following: The microprocessor has a master-slave pin which receives an input which determines whether the microprocessor operates as a bus master or a bus slave. Certain output pins have three-state bus drivers which employ feedback to ensure that a signal on a line being driven by the driver has gone inactive before the driver is turned off. Instructions executed by the microprocessor permit specification of portions of the internal registers as sources and destinations and specification of the size of an ALU operation, permitting easy operation on data ranging from bytes through 24-bit pointers. Instructions are executed in an instruction pipeline and a separate I/O instruction pipeline. Some pipeline stalls are avoided by means of a special MOVE instruction which differs from an ordinary MOVE instruction in that it does not cause pipeline stall when it reads data from a register loaded by a preceding READ instruction. The microprocessor also has an Intel/Motorola pin whose input specifies the type of host processor the coprocessor is working with and further executes UO instructions which permit the see code to be used with either host processor.

REFERENCES:
patent: 3651476 (1972-03-01), Metz
patent: 3739352 (1973-06-01), Packard
patent: 3978456 (1976-08-01), Moran
patent: 3996566 (1976-12-01), Moran
patent: 4109310 (1978-08-01), England et al.
patent: 4206503 (1980-06-01), Woods et al.
patent: 4241397 (1980-12-01), Strecker et al.
patent: 4271480 (1981-06-01), Vinot
patent: 4507731 (1985-03-01), Morrison
patent: 4523276 (1985-06-01), Maejima et al.
patent: 4524349 (1986-03-01), Rechtschaffen
patent: 4604695 (1986-08-01), Widen et al.
patent: 4654781 (1987-03-01), Schwartz et al.
patent: 4739471 (1988-04-01), Baum et al.
patent: 4812971 (1989-03-01), Butts, Jr. et al.
patent: 4825355 (1989-04-01), Kurakazu et al.
patent: 4845668 (1989-07-01), Sano et al.
patent: 4864493 (1989-09-01), Kishi
patent: 4868740 (1989-09-01), Kagimasa et al.
patent: 4890218 (1989-12-01), Bram
patent: 4992931 (1991-02-01), Hirasawa
patent: 5014187 (1991-05-01), Debize et al.
patent: 5097414 (1992-03-01), Tone
patent: 5101489 (1992-03-01), Sato et al.
patent: 5109498 (1992-04-01), Kamiya et al.
patent: 5155820 (1992-10-01), Gibson
patent: 5168561 (1992-12-01), Vo
patent: 5168571 (1992-12-01), Hoover et al.
patent: 5179691 (1993-01-01), O'Brien
patent: 5197141 (1993-03-01), Ito
patent: 5276891 (1994-01-01), Patel

Affiliated with

Also associated with

Rating

Processor having general registers with subdivisions addressable does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor having general registers with subdivisions addressable, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor having general registers with subdivisions addressable will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2190401