Multi-processor system with lock address register in each proces

Details Multi-processor system with lock address register in each proces Multi-processor system with lock address register in each proces

1993-10-29

1995-08-15

Harvey, Jack B.

395425, 395725, G06F 1316

Patent

active

054427550

ABSTRACT:
A multi-processor system wherein a plurality of processors connected to a common bus share a main storage by means of a storage controller connected to the common bus. If a processor executes a lock setting, the other processors receive the lock address sent to the common bus by the processor. When another processor issues a request regarding the main storage, the request address is compared with the received lock address. If the request address is the same as the lock address, the processor suspends issuing the request regarding the main storage.

REFERENCES:
patent: 4224664 (1980-09-01), Trinchieri
patent: 4402046 (1983-08-01), Cox et al.
patent: 4574350 (1986-03-01), Starr
patent: 4733352 (1988-03-01), Nakamura et al.
patent: 4937733 (1990-06-01), Gillett, Jr. et al.
patent: 4975870 (1990-12-01), Knicely et al.
patent: 4984153 (1991-01-01), Kregness et al.
patent: 5341491 (1994-08-01), Ramanujan

Affiliated with

Also associated with

Rating

Multi-processor system with lock address register in each proces does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-processor system with lock address register in each proces, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-processor system with lock address register in each proces will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2190199