Method for on-line monitoring and bit error reduction for throug

Details Method for on-line monitoring and bit error reduction for throug Method for on-line monitoring and bit error reduction for throug

1993-05-24

1995-08-15

Beausoliel, Jr., Robert W.

Excavating

370 13, 370 14, 371 48, 371 491, G06F 1110

Patent

active

054426472

ABSTRACT:
Bit falsifications occur in the switching networks of digital communication systems in the transmission through these switching networks of bit streams composed of a plurality of information words. By correcting these bit errors, only a correctly transmitted information word is forwarded to a destination subscriber after the transmission given redundantly executed and activated switching network halves. Whether an information word was correctly transmission is determined after the transmission with a combined parity bit check as well as bit-by-bit comparison to the information word transmission in parallel. It is assured that bit falsifications of the units (holding memories) participating in the transmission process are detected and corrected.

REFERENCES:
patent: 4345324 (1982-08-01), Smitt
patent: 4535442 (1985-08-01), Maddern et al.
patent: 4821256 (1989-04-01), Schmidt et al.
patent: 5249292 (1993-09-01), Chiappa

Affiliated with

Also associated with

Rating

Method for on-line monitoring and bit error reduction for throug does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for on-line monitoring and bit error reduction for throug, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for on-line monitoring and bit error reduction for throug will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2188627