Process of fabricating DRAM storage capacitors

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437 60, 437 47, 437919, 148DIG14, H01L 2170

Patent

active

055299466

ABSTRACT:
A process of fabricating the storage capacitor for a dynamic random access memory cell which includes a transistor with gate electrode and source/drain regions on a surface of a substrate. The process forms a polysilicon layer which is coupled to one of the source/drain regions, over the transistor structure. A mask is formed to cover the planned capacitor area, and then the non-masked portion of the polysilicon layer is removed. Liquid phase deposition oxide is formed on the area not masked by the mask, and then the mask is stripped. A polysilicon sidewall spacer is formed on the sidewalls of the LPD oxide, and connects with the remaining polysilicon layer to jointly form a first capacitor electrode. The LPD oxide is removed, followed by forming a dielectric layer along the surface of the first capacitor electrode. A second capacitor electrode made from polysilicon is formed along the surface of the dielectric layer to complete the storage capacitor structure.

REFERENCES:
patent: 5082797 (1992-01-01), Chan et al.
patent: 5231044 (1993-07-01), Jun
patent: 5234858 (1993-08-01), Fazan et al.
patent: 5266512 (1993-11-01), Kirsch
patent: 5273925 (1993-12-01), Yamanaka
patent: 5286664 (1994-02-01), Horiuchi
patent: 5403767 (1995-04-01), Kim
patent: 5429956 (1995-07-01), Shell et al.
patent: 5445989 (1995-08-01), Lur et al.
Kanba et al., "A 7 mask CMOS technology utilizing Liquid Phase selective oxide deposition", IEDM, 1991, pp. 637-640.
Homma et al., "A selective SiO.sub.2 Film Formation technology using Liquid Phase deposition for Fully planarized multilevel Interconnections", J. Electrochem. Soc., vol. 140, No. 8, Aug. 1993, pp. 2410-2414.
Homma et al., "A new interlayer formation technology for completely planarized multilevel interconnection by using LPD", Symposium on VLSI technology, IEEE 1990, pp. 3-4.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Process of fabricating DRAM storage capacitors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process of fabricating DRAM storage capacitors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process of fabricating DRAM storage capacitors will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2188525

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.