Fishing – trapping – and vermin destroying
Patent
1994-11-04
1996-06-25
Nguyen, Tuan H.
Fishing, trapping, and vermin destroying
437 55, 437 77, 437 74, H01L 21265
Patent
active
055299393
ABSTRACT:
Process for making an integrated-circuit (IC) chip with junction-isolated complementary bipolar transistors. In this process an N-well is formed in a P-type substrate. P-type dopant is implanted in the N-well to become a sub-collector for a pnp transistor. N-type dopant is implanted in the substrate in a location laterally displaced from the N-well to become a sub-collector for an npn transistor. N-type material is implanted in the N-well to begin the formation of an isolation wall for the pnp transistor. A P-type epitaxial (epi) layer then is grown over the P-type substrate. N-type material is implanted in the epi layer to complete the isolation wall for the pnp transistor, and to complete the collector for the npn transistor. P-type and N-type material also is implanted in the P-type epi layer to form the bases and emitters for the npn and pnp transistors.
REFERENCES:
patent: 4038680 (1977-07-01), Tagi et al.
patent: 4826780 (1989-05-01), Takemoto et al.
patent: 4910160 (1990-03-01), Jennings et al.
patent: 4939099 (1990-07-01), Seacrist et al.
patent: 4940671 (1990-07-01), Small et al.
patent: 4965215 (1990-10-01), Zambrano et al.
patent: 4969823 (1990-11-01), Lapham et al.
Lapham Jerome F.
Scharf Brad W.
Analog Devices Incorporated
Nguyen Tuan H.
LandOfFree
Method of making an integrated circuit with complementary isolat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making an integrated circuit with complementary isolat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making an integrated circuit with complementary isolat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2188473