Fishing – trapping – and vermin destroying
Patent
1993-09-02
1995-08-15
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437 57, 437 69, 437 70, 257369, H01L 21265
Patent
active
054419026
ABSTRACT:
In a semiconductor device having two N type regions separated by a P type region, a channel stop is needed to prevent shorting between the two N type regions. The channel stop of the invention has oxide isolators over the two N type regions and a P+ type diffusion lying between the oxide isolators in the P type region. When the N type regions are phosphorus doped deep N- regions biased at different potentials and the P type region is a boron doped P- region, a shallow P+ boron region within the P- region acts as a blocking mechanism to prevent phosphorus from piling up at the semiconductor surface and shorting the two N- regions. The channel stop may be manufactured without adding additional steps to a CMOS process flow. The oxide isolators may be formed when the oxide isolator over the inverse moat separating the P tank and the N tank is created. The P+ region within the channel maybe formed when the sources and drains for transistors within the N tank are formed.
REFERENCES:
patent: 4346512 (1982-08-01), Liang et al.
patent: 4728619 (1988-03-01), Pfiester et al.
patent: 5091332 (1992-02-01), Bohr et al.
ULSI Fabrication, Sorab K. Ghandhi, 1938, pp. 358-362.
Hsieh ' Shiow-Ming
McKee William R.
Tsay Ching-yuh
Chaudhuri Olik
Donaldson Richard L.
Hiller William E.
Pham Long
Rutkowski Peter T.
LandOfFree
Method for making channel stop structure for CMOS devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for making channel stop structure for CMOS devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making channel stop structure for CMOS devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2181373