Boots – shoes – and leggings
Patent
1985-08-01
1988-04-19
Williams, Jr., Archie E.
Boots, shoes, and leggings
364200, G06F 1300
Patent
active
047394765
ABSTRACT:
Method and apparatus for interconnecting the processing cells of a parallel processing machine configured in a two-dimensional rectangular array in which each cell includes a plurality of ports, each port having a unique port address, and a plurality of cells have similarly addressed ports. The cells are interconnected, via the cell ports, to form cell clusters having a central cell and eight neighboring cells such that a plurality of neighboring cells share a common connection to the central cell and further such that no two similarly addressed ports are coupled to one another. During a data transfer operation, in accordance with the single instruction multiple data (SIMD) format, each cell transmits data from one port and receives data from another port such that all cells transmit data from similarly addressed ports and receive data at similarly addressed ports to provide data transfer throughout the array in a uniform direction.
REFERENCES:
patent: 3106698 (1963-10-01), Unger
patent: 3287703 (1966-11-01), Slotnick
patent: 3312943 (1967-04-01), McKindles et al.
patent: 3364472 (1968-01-01), Sloper
patent: 3537074 (1970-10-01), Stokes et al.
patent: 3815095 (1974-06-01), Wester
patent: 4247892 (1981-01-01), Lawrence
patent: 4270170 (1981-05-01), Reddaway
patent: 4499607 (1985-02-01), Higgins
patent: 4547898 (1985-10-01), Tsikos
patent: 4593351 (1986-06-01), Hong et al.
patent: 4621339 (1986-11-01), Wagner et al.
patent: 4644496 (1987-02-01), Andrews
F. P. Preparata et al., "The Cube-Connected Cycles: A Versatile Network for Parallel Computation", Comm. of the ACM, May 1981, vol. 24, No. 5, pp. 300-309.
R. Asbury et al., "Concurrent Computers Ideal for Inherently Parallel Problems", Computer Design, Sep. 1985, pp. 99-107.
Burgujian Richard V.
Davis Jr. James C.
General Electric Company
Munteanu Florin
Webb II Paul R.
LandOfFree
Local interconnection scheme for parallel processing architectur does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Local interconnection scheme for parallel processing architectur, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Local interconnection scheme for parallel processing architectur will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2180649