Heuristic clock speed optimizing mechanism and computer system e

Details Heuristic clock speed optimizing mechanism and computer system e Heuristic clock speed optimizing mechanism and computer system e

1994-09-02

1996-02-06

Envall, Jr., Roy N.

Boots, shoes, and leggings

364550, 395550, G06F 108

Patent

active

054900590

ABSTRACT:
A microprocessor includes a programmable thermal sensor incorporated on an associated semiconductor die for generating a signal indicative of the temperature of the semiconductor die. The control signal is provided to a frequency synthesizer which controls the frequency of the CPU clock signal. The frequency synthesizer is dynamically controlled such that the frequency of the CPU clock signal is varied to run at an optimal frequency while preventing the microprocessor from overheating. In one embodiment, upon reset of the computer system, the clock frequency is set at an initial frequency. The clock frequency is gradually and incrementally increased until the temperature of the semiconductor die reaches a predetermined threshold. The frequency at which the predetermined temperature threshold was reached is then saved, and the operating frequency is reduced by a certain level. Following a period of time if the temperature of the semiconductor die falls below the predetermined threshold, the frequency of the clock signal is again raised to a predetermined amount below the saved frequency at which the temperature of the semiconductor die reached the predetermined threshold. The frequency of the microprocessor clock signal is then held constant until the predetermined maximum threshold temperature is again reached or until a predetermined time period expires, at which times the frequency of the clock signal may be lower or raised, respectively.

REFERENCES:
patent: 4812733 (1989-03-01), Tobey
patent: 4893271 (1990-01-01), Davis et al.
patent: 5142684 (1992-08-01), Perry et al.
patent: 5189314 (1993-02-01), Georgiou et al.
patent: 5287292 (1994-02-01), Kenny et al.

Affiliated with

Also associated with

Rating

Heuristic clock speed optimizing mechanism and computer system e does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Heuristic clock speed optimizing mechanism and computer system e, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Heuristic clock speed optimizing mechanism and computer system e will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2179276