Power management message bus for integrated processor

Details Power management message bus for integrated processor Power management message bus for integrated processor

1994-02-02

1997-06-17

Sheikh, Ayaz R.

G06F 132

Patent

active

056405731

ABSTRACT:
An integrated processor is provided that includes a CPU core coupled to a variety of on-chip peripheral devices such as a DMA controller, an interrupt controller, and a timer. The integrated processor further includes a power management message unit coupled to the DMA controller, interrupt controller, and timer for monitoring the internal interrupt and bus request signals of the integrated processor. The power management message unit may also monitor other selected activities of the integrated processor depending upon the system requirements. Based on the detected activities, if any, the power management message unit encodes a message on a power management message bus to thereby provide information regarding the internal events of the integrated processor to an outside power management unit. The power management message bus is channeled from the integrated processor at a set of package pins that are isolated from the standard external peripheral bus of the integrated processor. By providing encoded information regarding the internal events of the integrated processor, monitoring of such events by an external power management unit is possible while the number of external pins on the integrated processor are minimized.

REFERENCES:
patent: 4809163 (1989-02-01), Hirosawa et al.
patent: 4851987 (1989-07-01), Day
patent: 5083266 (1992-01-01), Watanabe
patent: 5121500 (1992-06-01), Arlington et al.
patent: 5129091 (1992-07-01), Yorimoto et al.
patent: 5167024 (1992-11-01), Smith et al.
patent: 5175845 (1992-12-01), Little
patent: 5220671 (1993-06-01), Yamagishi
patent: 5388265 (1995-02-01), Volk
patent: 5390350 (1995-02-01), Chung et al.
patent: 5392437 (1995-02-01), Matter et al.
patent: 5396636 (1995-03-01), Gallagher et al.
patent: 5404546 (1995-04-01), Stewart
patent: 5410712 (1995-04-01), Okuno
patent: 5410713 (1995-04-01), White et al.
patent: 5410714 (1995-04-01), Yorimoto et al.
Ellis, S.C., "The Low Power Intel486 SL Microprocessor", Digest of Papers Compcon, (Feb. 22, 1993), Spring '93, pp. 96-102.

Affiliated with

Also associated with

Rating

Power management message bus for integrated processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power management message bus for integrated processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power management message bus for integrated processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2165892