Boots – shoes – and leggings
Patent
1985-12-12
1989-05-30
Shaw, Gareth D.
Boots, shoes, and leggings
3642431, 3642319, G06F 1202
Patent
active
048357294
ABSTRACT:
In a cellular array processor at least two of the plurality of processors in a row cooperate together as an address generator so that large amounts of memory external to the array chip may be addressed and in addition so that an address . may be generated onboard for use by the DRAM memory associated with each processor. Based on this structure, a memory with an internal organization that is 256-bits wide may be connected to 16 16-bit processors which would require 256 bits of data. In so doing, a vast number of pins are saved, that is 256 bits of data out of the memory and 256 bits of data into the processing cells by combining the processing cells and memory on the same chip. It is significant that exactly one design of a processing cell may provide both a data processing element and an address processing element. In this way, these cells are interchangeable to maximize the yield and reliability of the device. A single address from the address generator addresses the entire onboard DRAM so as to use the number of address generators required and to reduce the amount of address decode logic required as well as minimizing power dissipation in the DRAM portion of the chip.
REFERENCES:
patent: 4276595 (1981-06-01), Brereton et al.
patent: 4309691 (1982-01-01), Castleman
patent: 4481580 (1984-11-01), Martin et al.
patent: 4507748 (1985-03-01), Cotton
patent: 4524428 (1985-06-01), Grinberg et al.
patent: 4580215 (1986-04-01), Morton
patent: 4593351 (1986-06-01), Hong et al.
B. Parkami et al., "A Study of Fault Tolerance Techniques for Associative Processors", National Computer Conference 1974, pp. 642-652.
T. Kondo et al., "An LSI Adaptive Array Processor", IEEE Journal of Solid State Circuits, Apr. 1983, pp. 147-155.
K. E. Batcher, "Design of a Massively Parallel Processor", IEEE Computer Society, 1980, pp. 80-85.
Cl Wu, "Multiprocessing Technology", IEEE Computer, Jun. 1985, pp. 6-7.
E. J. Lerner, "Parallel Processing Gets Down to Business", High Technology, Jul. 1985, pp. 20-28.
Alcatel USA Corp.
Napiorkowski Maria
Shaw Gareth D.
Van Der Sluys Peter C.
LandOfFree
Single instruction multiple data (SIMD) cellular array processin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single instruction multiple data (SIMD) cellular array processin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single instruction multiple data (SIMD) cellular array processin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2158787