Processor with hierarchal memory and using meta-instructions for

Details Processor with hierarchal memory and using meta-instructions for Processor with hierarchal memory and using meta-instructions for

1989-01-09

1993-02-16

Anderson, Lawrence E.

Boots, shoes, and leggings

3642434, 36424342, 3642602, 3642629, 364DIG1, 395375, 395425, G06F 900

Patent

active

051877937

ABSTRACT:
An instruction caching system comprises meta-instructions which are contained within the program being executed. A meta-machine, which is a small segment of software, executes the meta-instructions and passes control to the processor itself at appropriate times to execute blocks of instructions from the instruction cache.

REFERENCES:
patent: 3771137 (1973-11-01), Barner
patent: 3845474 (1974-10-01), Lange
patent: 4156906 (1979-05-01), Ryan
patent: 4346436 (1982-08-01), Wise
patent: 4447879 (1984-05-01), Fong
patent: 4450523 (1984-05-01), Pilat
patent: 4466057 (1984-08-01), Housemann
patent: 4516203 (1985-05-01), Farber
patent: 4713755 (1987-12-01), Worley
patent: 4719568 (1988-01-01), Carrubba
patent: 4720779 (1988-01-01), Reynard
patent: 4782461 (1988-11-01), Mick
patent: 4785392 (1988-11-01), Maier
patent: 4787035 (1988-11-01), Bourne
patent: 4905138 (1990-02-01), Bourne
patent: 5093784 (1992-03-01), Hanatani

Affiliated with

Also associated with

Rating

Processor with hierarchal memory and using meta-instructions for does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor with hierarchal memory and using meta-instructions for, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor with hierarchal memory and using meta-instructions for will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2154221