Patent
1995-06-07
1997-03-04
Davis, George B.
395 22, 395 24, G11C 1300, G06F 1518
Patent
active
056088442
ABSTRACT:
The neural net has a physical topology independent of its functional topology. Cells, being functional equivalents of synapses, are concatenated to form a unidirectional data path. The cells are connected in parallel to a bus for individual or parallel control The respective synapses contributions to a neuron potential are individually calculated in each respective cell involved. Each cell in the concatenation either is rendered transparent or adds its contribution to the data received from the preceding cell and supplies this sum to the next cell. Preferably, the allocation of the synapses to the cells is programmable.
REFERENCES:
patent: 4994982 (1991-02-01), Duranton et al.
patent: 5005206 (1991-04-01), Naillon et al.
patent: 5075889 (1991-12-01), Jousselin et al.
patent: 5134396 (1992-07-01), Sirat et al.
patent: 5151971 (1992-09-01), Jousselin et al.
patent: 5201029 (1993-04-01), Jackson et al.
patent: 5241509 (1993-08-01), Jousselin et al.
patent: 5293459 (1994-03-01), Duranton et al.
Yasunaga et al, "A Wafer Integration Neural Network Utilizing Completely Digital Circuits", IJCNN, IEEE 1989.
Davis George B.
Stephens Debra K.
U.S. Philips Corporation
LandOfFree
Neural processor comprising distributed synaptic cells does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Neural processor comprising distributed synaptic cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Neural processor comprising distributed synaptic cells will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2153841