Static information storage and retrieval – Floating gate – Particular biasing
Patent
1995-11-29
1997-03-04
Nelms, David C.
Static information storage and retrieval
Floating gate
Particular biasing
36518533, 365218, G11C 1134, G11C 700
Patent
active
056086717
ABSTRACT:
A non-volatile semiconductor memory comprises a plurality of memory cells each composed of a floating gate field effect transistor, and an erasing circuit connected to a common source line connected to a source electrode of each of the memory cells. The erasing circuit includes first and second field effect transistors each of which has a source connected to an erasing voltage and a drain connected to the common source line. The first field effect transistor responds to a given erase signal to apply the erasing voltage to the common source line for the purpose of erasing date stored in the memory cells. The erasing circuit includes a control circuit for turning on the second field effect transistor when a voltage on the common source line becomes higher than a reference voltage, so that the erasing voltage is supplied through the first and second field effect transistor to the common source line.
REFERENCES:
patent: 5282170 (1994-01-01), Buskirk et al.
NEC Corporation
Nelms David C.
Phan Trong
LandOfFree
Non-volatile semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2151948