Metal working – Method of mechanical manufacture – Electrical device making
Patent
1995-06-05
1997-06-17
Vo, Peter
Metal working
Method of mechanical manufacture
Electrical device making
29835, 29844, 437182, 257666, H01R 4300, H05K 330
Patent
active
056385960
ABSTRACT:
One or two, or more, additional conductive layers, separated from one another (if two or more) and separated from a patterned (signal) conductive layer are formed in a flexible substrate, for mounting a semiconductor die in a semiconductor device assembly. These additional layers are used as separate planes for carrying power and/or ground from outside the assembly to the die, on a separate plane from signals entering or exiting the die. Another aspect of the present invention provides a semiconductor device assembly including a first conductive layer with a plurality of traces formed on an insulating layer, a second conductive layer with an inner edge portion exposed within the central opening in the insulating layer, and a leadframe having a number of leads the inner end of one or more of the leads being electrically connected to an outer end of one or more of the traces. Selected traces are cut substantially at an inner peripheral edge of the first insulating layer, bent past the first insulating layer, and bonded to the exposed inner edge portion of the second conductive layer. The insulating layer may also include an outer peripheral opening through which an outer edge portion of the second conductive layer is exposed. The selected traces are cut substantially at the inner edge of the outer peripheral opening in the insulating layer, bent past the insulating layer, and bonded to the outer edge portion of the second conductive layer.
REFERENCES:
patent: 4756080 (1988-07-01), Thorp et al.
patent: 4758927 (1988-07-01), Berg
patent: 4801765 (1989-01-01), Moyer et al.
patent: 4812421 (1989-03-01), Jung et al.
patent: 4965702 (1990-10-01), Lott et al.
patent: 5389816 (1995-02-01), Shimizu et al.
patent: 5489749 (1996-02-01), DiStefano et al.
LSI Logic Corporation
Nguyen Khan
Vo Peter
LandOfFree
Method of employing multi-layer tab tape in semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of employing multi-layer tab tape in semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of employing multi-layer tab tape in semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2150576