Boots – shoes – and leggings
Patent
1980-07-16
1983-05-24
Springborn, Harvey E.
Boots, shoes, and leggings
G06F 100
Patent
active
043853501
ABSTRACT:
A fully distributed computing system comprises several processors, each having an arbitrarily long unique logical address. A bidirectional bus connects each of the processors and is used for communicating information between and among processors, and for resolving requests from a competing set of processors desiring access to the bus for subsequent communication with another processor. Resolving apparatus, comprising pan-processor control lines and a resolution member within each processor, awards bus access to that competing processor having the lowest logical address. All control lines within the resolving apparatus are bidirectional; as a result, the system "fails soft," i.e., there is no single point of failure in the system; one of the processors can fail without disrupting the operation of the remainder of the system. Each processor's resolution member comprises one or more resolve elements, which can be single-bit, dual-bit, or multi-bit resolve elements. As an example, a single-bit resolve element is a circuit for determining whether a binary test bit representing one bit position of the logical address for that processor is at least as low as the lowest bit from a set of other bits representing the same bit position of the logical address of each of the other competing processors. For resolve elements other than single-bit, binary addresses are converted into unitary representation, thus removing ambiguities from the system, enabling the instantaneous identification of all active addresses on the bus, and the unambiguous detection of the identity of a failed processor of the competing processors.
REFERENCES:
patent: 3710324 (1973-01-01), Cohen
patent: 3710351 (1973-01-01), Nakamura
patent: 3800287 (1974-03-01), Albright
patent: 3815099 (1974-06-01), Cohen
patent: 3909790 (1975-09-01), Shapiro
patent: 3983540 (1976-09-01), Keller
patent: 3993981 (1976-11-01), Cassarino
patent: 4004283 (1977-01-01), Bennett
patent: 4020471 (1977-04-01), Woods
patent: 4030075 (1977-06-01), Barlow
patent: 4048623 (1977-09-01), Gruner
patent: 4058711 (1977-11-01), Ondercin
patent: 4096569 (1978-06-01), Barlow
patent: 4096571 (1978-06-01), Vander Mey
patent: 4106090 (1978-08-01), Erickson
patent: 4110823 (1978-08-01), Cronshaw
patent: 4118771 (1978-10-01), Pomella
patent: 4120029 (1978-10-01), Steiner
patent: 4128883 (1978-12-01), Duke
patent: 4141067 (1979-02-01), McLagan
patent: 4148011 (1979-04-01), McLagan
patent: 4151590 (1979-04-01), Azegami
patent: 4161025 (1979-07-01), Dahy
patent: 4209838 (1980-06-01), Alcorn
patent: 4271465 (1981-01-01), Ohtsuka et al.
patent: 4334288 (1982-06-01), Booher
Hansen Stanley W.
Terleski John D.
Whaley Mark D.
Ford Aerospace & Communications Corporation
Radlo Edward J.
Sanborn Robert D.
Springborn Harvey E.
LandOfFree
Multiprocessor system having distributed priority resolution cir does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessor system having distributed priority resolution cir, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor system having distributed priority resolution cir will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2148355