Memory device with error prevention of data during power failure

Details Memory device with error prevention of data during power failure Memory device with error prevention of data during power failure

1976-02-20

1978-04-18

Hecker, Stuart N.

Registers

Platform operated

Platform actuated traffic counters

235 92CN, 365195, 365229, G06M 312, G07D 900

Patent

active

040853110

ABSTRACT:
Memory device including an input circuit adapted to provide signal pulses to be applied to an IC counter so that they are counted by the counter. Auxiliary power source is provided to supply the power circuit in the counter to maintain the memory therein despite interruption of power supply. A set-and-reset type flip-flop circuit is provided between the input circuit and the counter in such a manner that the signal pulses are applied directly to one of the set and reset terminals and through an inverter to the other of the terminals. The arrangement is effective to prevent counting error which may be experienced during interruption of power supply.

REFERENCES:
patent: 3145342 (1964-08-01), Hill
patent: 3602910 (1971-08-01), Kofsky
patent: 3870901 (1975-03-01), Smith et al.
patent: 4005409 (1977-01-01), Fever

Affiliated with

Also associated with

Rating

Memory device with error prevention of data during power failure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device with error prevention of data during power failure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device with error prevention of data during power failure will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2148312