Boots – shoes – and leggings
Patent
1993-09-14
1995-08-22
Mai, Tan V.
Boots, shoes, and leggings
G06G 716
Patent
active
054446481
ABSTRACT:
A multiplier having first and second quadritail circuits, each of which has two pairs of transistors whose capacities are the same, respectively, and is driven by a constant current source. In the first quadritail circuit, input ends of a first pair are respectively applied with voltages .+-.(V.sub.1 +V.sub.2), and input ends of a second pair are connected in common to be biased by a middle point voltage of the voltage applied between the input ends of the first pair. In the second quadritail circuit, input ends of a third pair are respectively applied with voltages .+-.(V.sub.1 -V.sub.2), and input ends of a fourth pair are connected in common to be biased by a middle point voltage of the voltage applied between the input ends of the third pair. Common-connected output ends of the first and fourth pairs are respectively connected in common to form one of differential output ends, and common-connected output ends of the second and third pairs are connected in common to form the other of the differential output ends. Simplification of circuit configuration and reduction of current consumption are accomplished.
REFERENCES:
patent: 4724337 (1988-02-01), Maeda et al.
patent: 5107150 (1992-04-01), Kimura
patent: 5115409 (1992-05-01), Stepp
patent: 5187682 (1993-02-01), Kimura
patent: 5265044 (1993-11-01), Singh
Proceedings of the 1992 IEICE Fall Conference, Sep. 27-30, 1992, Tokyo, Japan.
Mai Tan V.
NEC Corporation
LandOfFree
Analog multiplier using quadritail circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Analog multiplier using quadritail circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog multiplier using quadritail circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2146739