Synergistic multiple bit error correction for memory of array ch

Details Synergistic multiple bit error correction for memory of array ch Synergistic multiple bit error correction for memory of array ch

1991-03-26

1995-05-23

Beausoliel, Jr., Robert W.

Excavating

371 372, H03M 1300

Patent

active

054187966

ABSTRACT:
A two-level multiple bit error correction scheme includes at the first level a memory chip with a memory error detection capability that produces a chip error signal (CES) when it detects errors in the bits leaving that chip and at the second level an off-chip ECC facility which interprets generated syndrome bits and chip error signals in order to determine which bits are bad. There are two types of codes distinguished by the absence or presence of parity bits. The use of parity bits allows for the detection of single bit errors in data read from the chip. Therefore, the CES is active only for detected multiple bit errors. Chips not using parity bits are less expensive, but the CES must be active for both single bit and multiple bit errors.

REFERENCES:
patent: 3659088 (1972-04-01), Boisvert, Jr.
patent: 3755779 (1973-08-01), Price
patent: 3893071 (1975-07-01), Bosssn et al.
patent: 4117458 (1978-09-01), Burghard et al.
patent: 4139148 (1979-02-01), Scheuneman et al.
patent: 4236247 (1980-11-01), Sundberg
patent: 4296494 (1981-10-01), Ishikawa et al.
patent: 4319357 (1982-03-01), Bossen
patent: 4335459 (1982-06-01), Miller
patent: 4464753 (1984-08-01), Chen
patent: 4504948 (1985-03-01), Patel
patent: 4509172 (1985-04-01), Chen
patent: 4525838 (1985-06-01), Patel
patent: 4612640 (1986-09-01), Mehrotra et al.
patent: 4689792 (1987-08-01), Traynor
patent: 4745604 (1988-05-01), Patel et al.
patent: 4775979 (1988-10-01), Oka
patent: 4881232 (1989-11-01), Sako et al.
patent: 5058115 (1991-10-01), Blake et al.
Hsiao, "A Class of Optimal Minimum Odd-weight-column SEC-DEC Codes", Jul. 1970, pp. 395-401, IBM Journal Research and Development.
Chen et al., "Error-Correcting Codes for Semiconductor Memory Applications: A State-of-the -Art Review", Mar. 1984, pp. 124-134, IBM Journal Research and Development.

Affiliated with

Also associated with

Rating

Synergistic multiple bit error correction for memory of array ch does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synergistic multiple bit error correction for memory of array ch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synergistic multiple bit error correction for memory of array ch will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2145888