Fishing – trapping – and vermin destroying
Patent
1994-09-23
1995-08-22
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 31, 437 59, 437162, H01L 21225
Patent
active
054439949
ABSTRACT:
A bipolar transistor and a PMOS device achieves improved performance through the use of borosilicate glass (BSG) as the sidewall spacer material. The sidewall spacer material also is used for injection of boron into adjacent substrate material for forming shallow p+ doped junctions. By using diffusion from the BSG to form and/or maintain (during subsequent processing) a bipolar base region, or a PMOS source and/or drain region, rather than ion implantation, a base region is formed which is both shallow and has a low sheet resistance.
REFERENCES:
patent: 3955269 (1976-05-01), Magdo et al.
patent: 4484388 (1984-11-01), Iwasaki
patent: 4507847 (1985-04-01), Sullivan
patent: 4536945 (1985-08-01), Gray et al.
patent: 4609568 (1986-09-01), Koh et al.
patent: 4737472 (1988-04-01), Schaber et al.
patent: 4764480 (1988-08-01), Vora
patent: 4795722 (1989-01-01), Welch et al.
patent: 4829025 (1989-05-01), Iranmanesh
patent: 4897364 (1990-01-01), Nguyen
patent: 5006476 (1991-04-01), De Jong et al.
Brown, et al., Journal of Crystal Growth, vol. 17, pp. 276-287, 1972.
Takemura et al., "BSA Technology for Sub-100 nm Deep Base Bipolar Transistors", NEC Research & Development, No. 9, Jul. 1988 pp. 10-13.
Brassington, et al., "An Advanced Single-Level Polysilicon Submicrometer BiCMOS Technology," IEEE Trans. Elect. Devices.
Momose, et al., "1 .mu.m n-well CMOS/Bipolar Technology," IEDM Transactions (Feb. 1985) p. 217.
Kapoor, et al., "A High Speed High Density Single-Poly ECL Technology for Linear/Digital Applications" 1985 Custom Integrated Circuits Conference.
Gomi, et al., "A Sub-30 psec Si Bipolar LSI Technology" IEDM Technical Digest (1988) pp. 744-747.
Takemura, et al., "BSA Technology for Sub-100 mn Deep Base Bipolar Transistors" IEDM Technical Digest (1987), pp. 375-377.
Chiu, et al., "A Bird's Beak Free Local Oxidation Technology Feasible to VSLI Circuits Fabrication" IEEE Transactions on Electron Devices, vol. ED-29, No. 4, pp. 536-540, Apr. 1982.
Hearn Brian E.
National Semiconductor Corporation
Nguyen Tuan
LandOfFree
Method of fabricating a semiconductor device having a borosilica does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a semiconductor device having a borosilica, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a semiconductor device having a borosilica will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2141393