Patent
1995-05-04
1997-05-06
Shin, Christopher B.
395461, 395469, 395470, 395471, 395472, 395415, G06F 1200
Patent
active
056279922
ABSTRACT:
A computer system having a cache memory subsystem which allows flexible setting of caching policies on a page basis and a line basis. A cache block status field is provided for each cache block to indicate the cache block's state, such as shared or exclusive. The cache block status field controls whether the cache control unit operates in a write-through write mode or in a copy-back write mode when a write hit access to the block occurs. The cache block status field may be updated by either a TLB write policy field contained within a translation look-aside buffer entry which corresponds to the page of the access, or by a second input independent of the TLB entry which may be provided from the system on a line basis.
REFERENCES:
patent: 3761833 (1973-09-01), Alvarez et al.
patent: 3898624 (1975-08-01), Tobias
patent: 4156906 (1979-05-01), Ryan
patent: 4157586 (1979-06-01), Gannon et al.
patent: 4228503 (1980-10-01), Waite et al.
patent: 4357656 (1982-11-01), Saltz et al.
patent: 4394731 (1983-07-01), Flusche et al.
patent: 4400770 (1983-08-01), Chan et al.
patent: 4423483 (1983-12-01), Tague et al.
patent: 4435759 (1984-03-01), Baum et al.
patent: 4437149 (1984-03-01), Pomerene et al.
patent: 4438490 (1984-03-01), Wilder, Jr.
patent: 4442487 (1984-04-01), Fletcher et al.
patent: 4445174 (1984-04-01), Fletcher
patent: 4455606 (1984-06-01), Cushing et al.
patent: 4464717 (1984-08-01), Keeley et al.
patent: 4471429 (1984-09-01), Porter et al.
patent: 4471430 (1984-09-01), Bowden et al.
patent: 4493026 (1985-01-01), Olnowich
patent: 4506323 (1985-03-01), Pusic et al.
patent: 4513367 (1985-04-01), Chan et al.
patent: 4530047 (1985-07-01), Roger et al.
patent: 4553201 (1985-11-01), Pollack, Jr.
patent: 4608631 (1986-08-01), Stiffler et al.
patent: 4616310 (1986-10-01), Dill et al.
patent: 4622631 (1986-11-01), Frank et al.
patent: 4648029 (1987-03-01), Cooper et al.
patent: 4654819 (1987-03-01), Stiffler et al.
patent: 4669043 (1987-05-01), Kaplinsky
patent: 4713755 (1987-12-01), Worley, Jr. et al.
patent: 4755930 (1988-07-01), Wilson, Jr. et al.
patent: 4758982 (1988-07-01), Price
patent: 4766534 (1988-08-01), De Bemedictis
patent: 4775955 (1988-10-01), Liu
patent: 4787028 (1988-11-01), Finfrock et al.
patent: 4794521 (1988-12-01), Ziegler et al.
patent: 4797813 (1989-01-01), Igarashi
patent: 4811208 (1989-03-01), Myers et al.
patent: 4811209 (1989-03-01), Rubinstein
patent: 4825360 (1989-04-01), Knight, Jr.
patent: 4843542 (1989-06-01), Dashiell et al.
patent: 4847804 (1989-07-01), Shaffer et al.
patent: 4851990 (1989-07-01), Johnson et al.
patent: 4853846 (1989-08-01), Johnson et al.
patent: 4860192 (1989-08-01), Sachs et al.
patent: 5008813 (1991-04-01), Crane et al.
patent: 5025366 (1991-06-01), Baror
patent: 5091846 (1992-02-01), Sachs et al.
patent: 5136691 (1992-08-01), Baror
patent: 5185878 (1993-02-01), Baror et al.
IBM Technical Disclosure Bulletin, "Shared Castout Buffer," vol. 28, No. 3, Aug. 1985, pp. 1169-1174.
Bursky, "Intelligent Cache-memory Chip Speeds Access to Most CPU's," Electronic Design, Mar. 5, 1987, vol. 35, No. 5, p. 30.
R.H. Katz et al., "Implementing a Cache Consistency Protocol," 12.sup.th Annual International Symposium on Computer Architecture, Boston Mass., Jun. 17-19/1985, pp. 276-283.
Ian Wilson, "Extending 80386 Performance," New Electronics, vol. 20, No. 7, Mar. 31, 1995, pp. 30-33.
Sachs, "The Fairchild Clipper Microprocessor Family, A High-Performance 32-Bit Processor," 8080 Wescon Proceedings, 1985 Session, NY, US, Nov. 19-22/1985.
Bell et al. "An Investigation of Alternative Cache Organizations," IEEE Transactions on Computers, vol. C-23, No. 4, Apr. 1974, pp. 346-351.
Dubois et al., "Effects of Cache Coherency in Multiprocessors," IEEE Transactions on Computers, vol. C31, No. 11, Nov. 1982, pp. 1083-1099.
Papamaroos et al., "A Low-Overhead Coherence Solution for Multiprocessors with Private Cache Memories," The 11.sup.th Annual International Symposium on Computer Architecture, Ann Arbor, Michigan, Jun. 05-07/1984, pp. 348-354.
Patel, "Analysis of Multiprocessors with Private Cache Memories," IEEE Transactions on Computers, vol. C31, No. 4, Apr., 1982, pp. 296-304.
Rao, "Performance Analysis of Cache Memories," Journal of the Association for Computng Machinery, vol. 25, No. 3, Jul., 1978, pp. 378-395.
Rudolph et al. "Dynamic Decentralized Cache Schemes for MIMD Parallel Processors," The 11.sup.th Annual International Symposium on Computer Architecture, Ann Arbor, Michigan, Jun. 05-07/1984, pp. 340-347.
Smith, "Cache Memories," Computing Surveys, vol. 14, No. 3, Sep., 1982, pp. 473-530.
Censier et al, "A New Solution to Coherence Problems in Multicache Systems," IEEE Transactions on Computers, vol. C-27, No. 12., Dec., 1978, pp. 1112-1118.
Tang, "Cache System Design in the Tightly Coupled Multiprocessor System," National Computer Conference, 1976, pp. 749-753.
Yen et al., "Analysis of Multiprocessor Cache Organizations iwth Alternative Main Memory Update Policies," The 8.sup.th Annual Symposium on Computer Architecture, Minneapolis Minn. May 12-14/1981, pp. 89-105.
Goodman, "Using Cache Memory to Reduce Processor-Memory Traffic,"pp. 124-130.
"Implementing a Cache Consistency Protocol", International Symposium on Computer Architecture (12th:1985; Boston, Mass.).
Advanced Micro Devices
Kivlin B. Noel
Shin Christopher B.
LandOfFree
Organization of an integrated cache unit for flexible usage in s does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Organization of an integrated cache unit for flexible usage in s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Organization of an integrated cache unit for flexible usage in s will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2139973