Cache memory having a multiplexor assembly for ordering output o

Details Cache memory having a multiplexor assembly for ordering output o Cache memory having a multiplexor assembly for ordering output o

1996-02-12

1997-05-06

Kim, Matthew M.

395871, 39542101, G06F 1208

Patent

active

056279914

ABSTRACT:
A CPU is coupled to the cache memory over a system bus having a width of 64 data bits. The cache memory is organized into a left array and a right array, with data bits stored as lines of data wherein each line is comprised of 256 data bits defined into four data "chunks" of 64 bits each. Each memory read access by the CPU to the cache results in a complete line of data to be read in the cache. The chunks comprising the line of data are coupled over an internal cache bus to a "chunk" multiplexor. The chunk multiplexor stages the data chunks in an order defined by the CPU, and sequentially send the data chunks over the system bus to the CPU. The chunks are organized as high and low order chunks. The multiplexor includes a first multiplexor for receiving the high order chunks and a second multiplexor for receiving the low order chunks. Latches are provided which are coupled to the first and second multiplexors to receive the high order chunks upon the receipt of a first clock signal, and the low order chunks upon the receipt of a second clock signal. Enabling signals are provided to the latches such that the high order and low order chunks are coupled to the system bus in a sequential order which is determined by the CPU.

REFERENCES:
patent: 4360891 (1982-11-01), Branigin et al.
patent: 4424561 (1984-01-01), Stanley et al.
patent: 4482979 (1984-11-01), May
patent: 4747043 (1988-05-01), Rodman
patent: 4992934 (1991-02-01), Portanova et al.
patent: 5119324 (1992-06-01), Ahsan
patent: 5136701 (1992-08-01), Kawai et al.
patent: 5142668 (1992-08-01), Priem et al.
patent: 5261064 (1993-11-01), Wyland
patent: 5390333 (1995-02-01), Pritt et al.
patent: 5423019 (1995-06-01), Lin
"The Metaflow Architecture", .COPYRGT. 1991 IEEE, Jun. IEEE Micro, Authors: Val Popescu, Merle Schultz, John Spracklen, Gary Gibson, Bruce Lightner, David Isaman, pp. 10-13, 63-73.

Affiliated with

Also associated with

Rating

Cache memory having a multiplexor assembly for ordering output o does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cache memory having a multiplexor assembly for ordering output o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache memory having a multiplexor assembly for ordering output o will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2139947