Fishing – trapping – and vermin destroying
Patent
1993-03-10
1994-12-06
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 37, 437941, H01L 21266
Patent
active
053710274
ABSTRACT:
Very thin tunnel oxides are used in conventional non-volatile memories to obtain a sufficiently strong tunnelling current to or from the floating gate. Usual thicknesses of the tunnel oxide lie in the 8-10 nm range.
The invention renders it possible to use tunnel oxides of a much greater thickness, for example of the order of 20 nm, for comparable tunnelling current values. According to the invention, the tunnelling effect is enhanced by implantation of a heavy, high-energy ion, for example As, into a comparatively thin poly layer of the oxide. During this, Si atoms are propelled from the polylayer into the oxide, so that the oxide is enriched with Si, which causes a major change in the tunnelling characteristics. The same oxide which functions as a gate oxide elsewhere may be used for the tunnel oxide. An important advantage of the invention is that direct contact between the tunnel oxide and photoresist layers necessary during the process is avoided, so that the properties of the tunnel oxide are not or at least substantially not impaired by the photoresist.
REFERENCES:
patent: 3649884 (1972-03-01), Haneta
patent: 4297782 (1981-11-01), Ito
patent: 4717943 (1988-01-01), Wolf et al.
patent: 4849248 (1989-07-01), Hashimoto
patent: 4868618 (1989-09-01), Kalnitsky et al.
patent: 5147813 (1992-09-01), Woo
patent: 5210042 (1993-05-01), Oshikawa
patent: 5236851 (1993-08-01), Kameyama et al.
patent: 5250455 (1993-10-01), Ohzone et al.
Peek et al., "Enhanced Tunneling in Implanted MOS Structures", Solid State Devices and Materials; 18th Conference, Aug. 20-22, 1986 pp. 487-490.
Verhaar Robertus D. J.
Walker Andrew J.
Biren Steven R.
Chaudhari Chandra
Hearn Brian E.
U.S. Philips Corporation
LandOfFree
Method of manufacturing a semiconductor device having a non-vola does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a semiconductor device having a non-vola, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor device having a non-vola will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-213985