Method for making a semiconductor integrated device including bi

Details Method for making a semiconductor integrated device including bi Method for making a semiconductor integrated device including bi

1986-04-03

1987-01-20

Ozaki, George T.

Metal working

Method of mechanical manufacture

Assembling or joining

29576E, 29576W, 29577C, 148175, 148187, H01L 2138

Patent

active

046371257

ABSTRACT:
A semiconductor integrated device (CBi-CMOS) is disclosed wherein both CMOS transistors and a vertical npn and pnp transistor are formed in a single semiconductor substrate and a latch up phenomenon in the CMOS is prevented. A method of manufacturing the CBi-CMOS is also disclosed. In the CBi-CMOS, four elements, that is, an n-MOSFET, a p-MOSFET and npn and pnp vertical transistors are formed in an n-type epitaxial silicon layer formed on a p-type silicon substrate. The n-MOSFET is formed in a p-well which has a p.sup.+ -type buried region. In the element region of the p-MOSFET, an n.sup.+ -type buried region is also formed. In the element regions of the npn and pnp vertical transistors, a first p.sup.+ -type isolation diffusion region is selectively formed. An n.sup.+ -type buried region is selectively formed in both of these element region of the npn and pnp vertical transistors. In the element region of the npn transistor, the vertical npn transistor is formed using the n-type region surrounded by the first p.sup.+ -type isolation diffusion region as a collector. In the element region of the pnp transistor, a p.sup.+ -type buried region is formed on the n.sup.+ -type buried region, and the vertical pnp transistor is formed using the p.sup.+ -type buried region as a collector. In this case, a second p.sup.+ -type isolation diffusion region is formed to isolate an n-type base region of the vertical pnp transistor.

REFERENCES:
patent: 3576475 (1971-04-01), Kronlage
patent: 4038680 (1977-07-01), Yagi et al.
patent: 4168997 (1979-09-01), Compton
patent: 4225877 (1980-09-01), Miles et al.
patent: 4272776 (1981-06-01), Weijland et al.
patent: 4346512 (1982-08-01), Liang et al.
patent: 4403395 (1983-09-01), Curran
patent: 4507847 (1985-04-01), Sullivan
patent: 4529456 (1985-07-01), Anzai et al.
IBM Technical Disclosure Bulletin, vol. 16, No. 8, Jan. 1974, pp. 2701-2703.

Affiliated with

Also associated with

Rating

Method for making a semiconductor integrated device including bi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for making a semiconductor integrated device including bi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making a semiconductor integrated device including bi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2127934