Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1988-05-11
1989-12-12
Hudspeth, David
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307448, 307449, 307468, H03K 19177
Patent
active
048869872
ABSTRACT:
A programmable logic array comprises an input decoder having a plurality of paired first transistors inputting signals and connected in series to each other, the input decoder outputting predetermined logic signals through the first transistors based on the input signals and inverted input signals thereof; second transistors for supplying the logic output signals of the input decoder to corresponding input lines in an AND array region; and third transistors for predischarging the input lines of the AND array region.
REFERENCES:
patent: 4177452 (1979-12-01), Balasubramanian et al.
patent: 4429238 (1984-01-01), Harrison
patent: 4625130 (1986-11-01), Murray
patent: 4675556 (1987-06-01), Bazes
patent: 4725742 (1988-02-01), Tachimori et al.
patent: 4739195 (1988-04-01), Masaki
Moore et al., "Metal Oxide Transistor Decode Circuit", IBM T.D.B., vol. 9, No. 6, Nov. 1966, pp. 703-704.
Cases et al., "Improving the Performance of a Transfer Gate PLA Structure", IBM T.D.B., vol. 25, No. 4, Sep. 1986, pp. 2215-2216.
Fleisher et al., "An Introduction to Array Logic", IBM Journal of Research and Development, Mar. 1975, pp. 98-109.
Hudspeth David
Kabushiki Kaisha Toshiba
LandOfFree
Programmable logic array with 2-bit input partitioning does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable logic array with 2-bit input partitioning, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic array with 2-bit input partitioning will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2123245