Method for verifying the correct processing of pipelined instruc

Details Method for verifying the correct processing of pipelined instruc Method for verifying the correct processing of pipelined instruc

1996-08-19

1997-11-25

Lall, Parshotam S.

395584, 395586, 395419, G06F 938

Patent

active

056921675

ABSTRACT:
An apparatus and method for improving the performance of pipelined computer processors which have segment bits for specifying the operand size, the address size for memory reference, and the stack size, and which can run self-modifying code. The processor predicts segment bits based on previously used segment bits. Actual segment bits are later determined during execution of an instruction. The predicted segment bits are compared with the actual segment bits, and the pipeline is flushed if they do not match. Also, an instruction verification method is provided to determine if self-modifying code has modified instructions already in the pipeline. Upon execution of a write instruction, each instruction address in the pipeline is compared with the write address. If a match is found, the pipeline is flushed.

REFERENCES:
patent: 4442484 (1984-04-01), Childs, Jr. et al.
patent: 4725947 (1988-02-01), Shonai et al.
patent: 4777587 (1988-10-01), Case et al.
patent: 4847753 (1989-07-01), Matsuo et al.
patent: 4864493 (1989-09-01), Kishi
patent: 4876639 (1989-10-01), Mensch, Jr.
patent: 4881170 (1989-11-01), Morisada
patent: 4926323 (1990-05-01), Baror et al.
patent: 5127091 (1992-06-01), Boufarah et al.
patent: 5142634 (1992-08-01), Fite et al.
patent: 5214770 (1993-05-01), Ramanujan et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5261071 (1993-11-01), Lyon
patent: 5265213 (1993-11-01), Weiser et al.
patent: 5507028 (1996-04-01), Liu
Johnson, "Superscalar Microprocessor Design", Prentice-Hall, 1991 pp. 10-11, 19-22, 63-64, 75.
Crawford, John H., "The i486 CPU: Executing Instructions in One Clock Cycle", IEEE Micro Feb. 1990, pp. 27-36.
Lee et al, "Branch Prediction Strategies and Branch Target Buffer Design", Computer, Jan. 1984, pp. 6-22.
Lilja, David J., "Reducing the Branch Penalty in Pipelined Processors", Computer, Jul. 1988, pp. 47-55.

Affiliated with

Also associated with

Rating

Method for verifying the correct processing of pipelined instruc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for verifying the correct processing of pipelined instruc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for verifying the correct processing of pipelined instruc will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2115862