Memory control circuit for subsystem controller

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 1314

Patent

active

045905517

ABSTRACT:
A dual set of memory control circuit cards, one of which services a master processor and one of which serves a slave processor in a data communication Network Support Processor. Each memory control circuit card provides a local memory for each of said processors and further provides access logic circuitry for developing addresses to access an external shared memory means. Control flags and interrupt signals regulate any conflict in operation between the two memory control circuit card units when accessing the commonly shared memory.

REFERENCES:
patent: 3810105 (1974-05-01), England
patent: 3958223 (1976-05-01), Cochran
patent: 4041461 (1977-08-01), Kratz et al.
patent: 4096567 (1978-06-01), Millard et al.
patent: 4149243 (1979-04-01), Wallis
patent: 4212057 (1980-07-01), Devlin et al.
patent: 4228496 (1980-10-01), Katzman et al.
patent: 4257099 (1981-03-01), Appelt
patent: 4318174 (1982-03-01), Suzuki et al.
patent: 4325116 (1982-08-01), Kranz et al.
patent: 4332008 (1982-05-01), Shima et al.
"The 8080/8085 Microprocessor Book" by Intel; John Wiley and Sons; 1980; pp. 98-111.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Memory control circuit for subsystem controller does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory control circuit for subsystem controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory control circuit for subsystem controller will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2112366

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.