Fishing – trapping – and vermin destroying
Patent
1987-12-11
1989-01-10
Ozaki, George T.
Fishing, trapping, and vermin destroying
357 13, 437 44, 437154, 437156, 437904, H01L 21383, H01L 21425
Patent
active
047973714
ABSTRACT:
The invention discloses a method including the following processes (a) through (c) for forming impurity regions in a semiconductor device (a) a process that forms at least one second conductive type impurity-doped region by doping second conductive type impurity selectively to a predetermined region of a first conductive type semiconductor layer constituting a semiconductor substrate, (b) a process that forms on the surface of the semiconductor substrate a diffusion mask having a first opening for exposing at least one of the second conductive type impurity regions and having a second opening for exposing a part adjacent to at least one of the second conductive type impurity regions, (c) a process that forms the second conductive type impurity region and a low concentration second conductive type impurity region being in contact with the former by out-diffusing through the first opening the second conductive type impurity of the second conductive type impurity region and re-doping the out-diffused impurity through the second opening to the first conductive type semiconductor layer. According to the method, an impurity region having a high breakdown voltage is formed by simple processes to have a smooth lateral concentration profile by means of vaporization and re-diffusion of the impurity previously doped to a semiconductor layer.
REFERENCES:
patent: 3573113 (1971-03-01), Nannichi
patent: 3717516 (1973-02-01), Hatcher, Jr. et al.
patent: 3764415 (1973-10-01), Raabe et al.
patent: 3765961 (1973-10-01), Mar
patent: 3832246 (1974-08-01), Lynch
patent: 3886579 (1975-05-01), Ohuchi et al.
patent: 4240843 (1980-12-01), Cellar
patent: 4578128 (1986-03-01), Mundt et al.
patent: 4642878 (1987-02-01), Maeda
patent: 4743569 (1988-05-01), Plumton et al.
Kabushiki Kaisha Toshiba
Ozaki George T.
LandOfFree
Method for forming an impurity region in semiconductor devices b does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming an impurity region in semiconductor devices b, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming an impurity region in semiconductor devices b will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2107729